Hard-wired serial Galois field decoder

Details Hard-wired serial Galois field decoder Hard-wired serial Galois field decoder

1987-07-22

1989-05-23

Smith, Jerry

Excavating

371 38, G06F 1110

Patent

active

048336785

ABSTRACT:
An error detection and correction processor computes in real time successive approximations to a Galois field error locator polynomial and a Galois field error evaluator polynomial from the remainder or syndrome polynomial of a received block of data by executing successive iterations of a recursive algorithm. The processor stores each coefficient of the polynomials in an individually addressable memory location. During each iteration, the processor operates on successive ones of the coefficients of each polynomial in successive memory access cycles to compute a new version of the coefficient which replaces the old one in memory.

REFERENCES:
patent: 4633470 (1986-12-01), Welch et al.
IEEE Trans. on Computers, Shao, H. et al., "A VLSI Design of a Pipeline Reed-Solomon Decoder", vol. C-34, No. 5, May 1985, pp. 393-402.

Affiliated with

Also associated with

Rating

Hard-wired serial Galois field decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hard-wired serial Galois field decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hard-wired serial Galois field decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1735696