Vector indexed memory unit and method

Details Vector indexed memory unit and method Vector indexed memory unit and method

2007-11-20

2007-11-20

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Combining two or more values to create address

C711S221000

Reexamination Certificate

active

10722100

ABSTRACT:
Disclosed is a vector indexed memory unit and method of operation. In one embodiment a plurality of values are stored in segments of a vector index register. Individual ones of the values are provided to an associated operator (e.g., adder or bit replacement). Individual ones of the operators operates on its associated vector index value and a base value to generate a memory address. These memory addresses are then concurrently accessed in one or more memory units. If the data in the memory units are organized as data tables, the apparatus allows for multiple concurrent table lookups. In an alternate embodiment, in addition to the above described operators generating multiple memory addresses, an adder is provided to add the base value to the value represented by the concatenation of the bits in the vector index register to generate a single memory address. Multiplexers controlled by a programmable mode select signal are used to provide either the multiple memory addresses or the single memory address to the memory units. This alternate embodiment provides an apparatus that can programmably function in either an vector indexed memory mode or a conventional memory addressing mode.

REFERENCES:
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4677547 (1987-06-01), Omoda et al.
patent: 4760518 (1988-07-01), Potash et al.
patent: 4811213 (1989-03-01), Takamine et al.
patent: 4825361 (1989-04-01), Omoda et al.
patent: 4910667 (1990-03-01), Tanaka et al.
patent: 4991083 (1991-02-01), Aoyama et al.
patent: 5010483 (1991-04-01), Mishina et al.
patent: 5136699 (1992-08-01), Yokoyama
patent: 5247695 (1993-09-01), Kashiyama et al.
patent: 5437043 (1995-07-01), Fujii et al.
patent: 5649142 (1997-07-01), Lavelle et al.
patent: 5887182 (1999-03-01), Kinoshita
patent: 5929928 (1999-07-01), Matsugami et al.
patent: 6349380 (2002-02-01), Shahidzadeh et al.
patent: 6745315 (2004-06-01), Gurney et al.
R. Espasa, M. Valero, J. Smith, Vector Architectures: Past, Present and Future, International Conference on Supercomputing (ICS'1998), pp. 425-432, Jul. 1998.
Pages downloaded from home.ecn.ab.ca/˜jsavard/other/arcint.htm,ar02.htm,ar0201.htm,ar0202.htm,ar020201.htm,ar0302htm,ar0304.htm; downloaded on Nov. 24, 2003.
P. Koopman, Vector Architecture, Carnegie Mellon 18-548/15-548 Memory System Architecture, Nov. 4, 1998, downloaded from www.ece.cmu.edu/˜ece548/handouts/16v—arch.pdf on Nov. 24, 2003.
W. Buchholz, The IBM System/370 vector architecture, IBM Systems Journal, vol. 25, No. 1, 1986, pp. 51-62.
M. Mittal, A. Peleg, U. Weiser, MMX Technology Architecture Overview, Intel Technololgy Journal, 3rd Quarter 1997, www.intel.com/technology/itj/q31997/pdf/archite.pdf.
A. Peleg, U. Weiser, MMX Technology Extension to the Intel Architecture, IEEE Micro, 1996, pp. 42-50.
Motorola, AltiVec Technology At-a-Glance, 2002, downloaded from http://e-www.motorola.com/files/32bit/doc/fact—sheet/ALTIVECGLANCE.pdf.
S. Fuller, Motorola's AltiVec Technology, 1998, downloaded from http://e-www.motorola.com/files/32bit/doc/fact—sheet/ALTIVECWP.pdf.
Motorola, AltiVec Execution Unit and Instruction Set Overview, downloaded from http://e-www.motorola.com/webapp/sps/site/overview.jsp?nodeId=03C1TR0467mKqW5Nf2hG12 Nov. 24, 2003.
V. Fischer, M. Drutarovsky, Scalable RSA Processor in Reconfigurable Hardware—a SoC Building Block, Conf. on Design of Circuits and Integrated Sys., Nov. 20-23, 2001, Portugal.
Hewlett Packard, Vax Macro and Instruction Set Reference Manual, sections 10. Apr. 10-12, 2001.
R. Buchty, Cryptonite—A Programmable Crypto Processor Architecture for High-Bandwidth Applications, Thesis, Technische Universitat Munchen, Jan. 10, 2003.

Affiliated with

Also associated with

Rating

Vector indexed memory unit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vector indexed memory unit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector indexed memory unit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3819124