Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-11-29
2005-11-29
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S107000, C257S133000, C257S295000, C257S401000, C257S402000, C257S403000, C257S421000
Reexamination Certificate
active
06969894
ABSTRACT:
An n-channel metal-insulator-semiconductor field-effect transistor (MISFET) that exhibits a variable threshold voltage is disclosed. The resulting device can be incorporated into a number of useful applications, including as part of a memory device, a logic device, etc.
REFERENCES:
patent: 3588736 (1971-06-01), Mcgroddy
patent: 4047974 (1977-09-01), Harari
patent: 4143393 (1979-03-01), DiMaria et al.
patent: 4219829 (1980-08-01), Dorda et al.
patent: 4806998 (1989-02-01), Vinter et al.
patent: 4945393 (1990-07-01), Beltram et al.
patent: 5021841 (1991-06-01), Leburton et al.
patent: 5032891 (1991-07-01), Takagi et al.
patent: 5093699 (1992-03-01), Weichold et al.
patent: 5130763 (1992-07-01), Delhaye et al.
patent: 5162880 (1992-11-01), Hazama et al.
patent: 5189499 (1993-02-01), Izumi et al.
patent: 5357134 (1994-10-01), Shimoji
patent: 5390145 (1995-02-01), Nakasha et al.
patent: 5477169 (1995-12-01), Shen et al.
patent: 5543652 (1996-08-01), Ikeda et al.
patent: 5606177 (1997-02-01), Wallace et al.
patent: 5633178 (1997-05-01), Kalnitsky
patent: 5689458 (1997-11-01), Kuriyama
patent: 5698997 (1997-12-01), Williamson et al.
patent: 5705827 (1998-01-01), Baba et al.
patent: 5770958 (1998-06-01), Arai et al.
patent: 5773996 (1998-06-01), Takao
patent: 5804475 (1998-09-01), Meyer et al.
patent: 5869845 (1999-02-01), Van der Wagt et al.
patent: 5883549 (1999-03-01), De Los Santos
patent: 5883829 (1999-03-01), Van der Wagt
patent: 5895934 (1999-04-01), Harvey et al.
patent: 5903170 (1999-05-01), Kulkarni et al.
patent: 5907159 (1999-05-01), Roh et al.
patent: 5936265 (1999-08-01), Koga
patent: 5953249 (1999-09-01), Van der Wagt
patent: 5959328 (1999-09-01), Krautschneider et al.
patent: 5962864 (1999-10-01), Leadbeater et al.
patent: 6015978 (2000-01-01), Yuki et al.
patent: 6077760 (2000-06-01), Fang et al.
patent: 6091077 (2000-07-01), Morita et al.
patent: 6104631 (2000-08-01), El-Sharawy et al.
patent: 6246606 (2001-06-01), Forbes et al.
patent: 6294412 (2001-09-01), Krivokapic
patent: 6301147 (2001-10-01), El-Sharawy et al.
patent: 6303942 (2001-10-01), Farmer
patent: 2001/0005327 (2001-06-01), Duane et al.
patent: 2001/0019137 (2001-09-01), Koga et al.
patent: 2002/0173825 (2002-11-01), Thompson
patent: 0526897 (1992-08-01), None
patent: 1085656 (1999-09-01), None
patent: 1107317 (2001-06-01), None
patent: WO 9963598 (1999-12-01), None
patent: WO 0041309 (2000-07-01), None
A. Seabaugh, “Promise of Tunnel Diode Integrated Circuits,” Tunnel Diode and CMOS/HBT Integration Workshop, Dec. 9, 1999, Naval Research Laboratory, Washington, DC., 13 Pages.
Jian Fu Zhang, “Traps: Detrapping,” Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: Dec. 27, 1999, John Wiley & Sons, Inc., 4 Pages.
Jian Fu Zhang, “Traps: Effects of Traps and Trapped Charges on Device Performance,” Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: Dec. 27, 1999, John Wiley & Sons, Inc., 2 Pages.
Jian Fu Zhang, “Traps: Measurement Techniques,” Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: Dec. 27, 1999, John Wiley & Sons, Inc., 5 Pages.
Jian Fu Zhang, “Traps,” Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: Dec. 27, 1999, John Wiley & Sons, Inc., 2 Pages.
Jian Fu Zhang, “Traps: Trapping Kinetics,” Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: Dec. 27, 1999, John Wiley & Sons, Inc., 2 Pages.
Jian Fu Zhang, “Traps: Origin of Traps,” Wiley Encyclopedia of Electrical and Electronics Engineering Online, Article Posting Date: Dec. 27, 1999, John Wiley & Sons, Inc., 4 pages.
Seabaugh A., Brar B., Broekaert T., Morris F., and Frazier, G., “Resonant Tunneling Mixed Signal Circuit Technology,” Solid-State Electronics 43:1355-1365, 1999, (11 pages).
Farid Nemati et al., “A Novel High Density, Low Voltage SRAM Cell With a Vertical NDR Device,” Center for Integrated Systems, Stanford University, CA (2 pages).
Farid Nemati et al., “A Novel Thyristor-based SRAM Cell (T-RAM) for High-Speed, Low-Voltage, Giga-scale Memories,” Center for Integrated Systems, Stanford University, CA, (4 pages).
Shoucair F. et al., “Analysis and Simulation of Simple Transistor Structures Exhibiting Negative Differential Resistance,” EECS Department, UC Berkeley, Berkeley, CA, (4 pages).
Jungel, A, Pohl, C., “Numerical Simulation of Semiconductor Devices: Energy-Transport and Quantum Hydrodynamic Modeling,” Fachbereich Math., Tech. Univ. Berlin, Germany, pp. 1-9, 1998.
S.M.A. Nimour, R. Quasti, N. Zekri, “Effect of Spatially Disordered Barriers on the Band Structure of Finite Superlattices,” phys. stat. sol. (b) 1998, 209, No. 2, 311-318 (8 pages).
C. Pacha, et al., “Resonant Tunneling Device Logic Circuits,” Microelectronics Advanced Research Initiative (MEL-ARI,) Jul. 1998-Jul. 1999, pp. 1-22.
Gardner, Carl, Ringhofer, Christian, “Smooth Quantum Hydrodynamic Model Simulation of the Resonant Tunneling Diode,” Dept. Of Mathematics Arizona State University, pp. 1-5, (1998).
Serge Luryi and Mark Pinto, “Collector-Controlled States in Charge Injection Transistors,” SPIE—92 Symposium, pp. 1-12, (1992).
Serge Luryi and Mark Pinto, “Collector-Controlled States and the Formation of Hot Electron Domains in Real-Space Transfer Transistors,” AT & T Bell Laboratories, pp. 1-7, (1992).
S. Luryi and M. Mastrapasqua, “Light-emitting Logic Devices based on Real Space Transfer in Complementary InGaAs/InA1As Heterostructures”, in “Negative Differential Resistance and Instabilities in 2D Semiconductors”, ed. by N. Balkan, B. K. Ridley, and A.J. Vickers, NATO ASI Series [Physics] B307, pp. 53-82, Plenum Press (New York 1993).
Shao, Z., Porod, W., Lent, C., & Kirkner, D., “Transmission Zero Engineering in Lateral Double-Barrier Resonant Tunneling Devices,” Dept. of Electrical Engineering, University of Notre Dame, pp. 1-7 (1996).
C. Pacha and K. Goser, “Design of Arithmetic Circuits using Resonant Tunneling Diodes and Threshold Logic,” Lehrstuhl Bauelemente der Elektrotechnik, Universitat Dortmund, pp. 1-11, Sep. 1997.
S. Mohan, et al., “Ultrafast Pipelined Adders Using Resonant Tunneling Transistors,” IEE Electronics Letters, vol. 27, No. 10, May 1991, pp. 830-831. (2 pages).
O. Le Neel, et al., “Electrical Transient Study of Negative Resistance in SOI MOS Transistors”, Electronics Letters, vol. 26, No. 1, pp. 73-74, Jan. 1990.
P. S. Barlow, et al., “Negative differential output conductance of self-heated power MOSFETs”, IEE Proceedings—I Solid-State and Electron Devives, vol. 133, Part I, No. 5, Oct. 1986, pp. 177-179. (3 pages).
E. Chan, et al., “Mask Programmable Multi-Valued Logic Gate Arrays Using RTDs and HBTs,” IEE Proceedings—E: Computers and Digital Techniques, vol. 143, No. 5, Oct. 1996, pp. 289-294. (6 pages).
E. Chan, et al., “Compact Multiple-Valued Multiplexers Using Negative Differential Resistance Devices,” IEEE Journal of Solid-State Circuits, vol. 31, No. 8, Aug. 1996, pp. 1151-1156. (6 pages).
S. Mohan, et al., “Ultrafast Pipelined Arithmetic Using Quantum Electronic Devices,” IEE Proceedings—E: Computers and Digital Techniques, vol. 141, No. 2, Mar. 1994, pp. 104-110. (7 pages).
S. Mohan, et al., “Logic Design Based on Negative Differential Resistance Characteristics of Quantum Electronic Devices,” IEE Proceedings—G: Electronic Devices, vol. 140, No. 6, Dec. 1993, pp. 383-391. (9 pages).
R. Oberhuber, et al., “Tunnel-Devices with Negative Differential Resistivity Based on Silicon?,” Source: Deutsche Forschungsgemeinschaft and Siemens AG, date unknown, 2 pages.
J. P.
King Tsu-Jae
Liu David K. Y.
Bever Hoffman & Harms LLP
Harms Jeanette S.
Synopsys Inc.
Wojciechowicz Edward
LandOfFree
Variable threshold semiconductor device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable threshold semiconductor device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable threshold semiconductor device and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3518975