Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Manufacturing optimizations
Reexamination Certificate
2011-04-12
2011-04-12
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Design of semiconductor mask or reticle
Manufacturing optimizations
Reexamination Certificate
active
07926006
ABSTRACT:
A method of designing features on a semiconductor wafer. A design of active or functional features is provided for chiplets separated by kerf areas on the wafer. The method then includes determining pattern density of the chiplet features, and applying a pattern of spaced dummy features on chiplet area not covered by active or functional features, as well as in the kerf areas. The dummy features are uniformly expanded or reduced in size until a desired dummy feature pattern density is reached.
REFERENCES:
patent: 4531060 (1985-07-01), Suwa et al.
patent: 6593226 (2003-07-01), Travis et al.
patent: 6609235 (2003-08-01), Ramaswamy et al.
patent: 6751785 (2004-06-01), Oh
patent: 6770554 (2004-08-01), Welstand
patent: 6774030 (2004-08-01), Marxsen et al.
patent: 6904581 (2005-06-01), Oh
patent: 7448010 (2008-11-01), Lenahan et al.
patent: 2002/0050655 (2002-05-01), Travis et al.
patent: 2002/0104991 (2002-08-01), Cleeves et al.
patent: 2005/0114824 (2005-05-01), Wang et al.
patent: 2005/0132306 (2005-06-01), Smith et al.
patent: 2006/0157702 (2006-07-01), Sukman-Prahofer et al.
patent: 2006/0225023 (2006-10-01), Adkisson et al.
patent: 2008/0046853 (2008-02-01), Ruderer et al.
patent: 2008/0120586 (2008-05-01), Hoerold
patent: 2008/0121939 (2008-05-01), Murray et al.
patent: 2008/0201677 (2008-08-01), Baker et al.
patent: 2009/0106725 (2009-04-01), Wang et al.
Lee et al.; “Using Smart Dummy Fill and Selective Reverse Etchback for Pattern Density Equalization”; Mar. 2000; Massachusetts Institute of Technology; pp. 1-4.
Kurokawa et al.; “Dummy Filling Methods for Reducing Interconnect Capacitance and Number of Fills”; 2005; Proceedings of the 6th International Symposium on Quality of Electronic Design; pp. 1-6.
Bailey Todd C
Deschner Ryan P.
Li Wai-Kin
Quon Roger A.
Chiang Jack
DeLio & Peterson LLC
International Business Machines - Corporation
Li Wenjie
Memula Suresh
LandOfFree
Variable fill and cheese for mitigation of BEOL topography does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable fill and cheese for mitigation of BEOL topography, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable fill and cheese for mitigation of BEOL topography will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2678443