Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reissue Patent
1998-06-12
2004-11-09
Peikari, B. James (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S171000, C711S150000, C365S230020, C326S038000, C326S039000, C326S040000, C326S041000
Reissue Patent
active
RE038651
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to integrated circuit random access memory devices, and more particularly, to techniques for configuring the depth and width of a region of random access memory.
Integrated circuit random-access memory (RAM) devices are widely used in electronic systems. Such memory devices are typically characterized by a depth and a width. The width of a device is the number of parallel data output lines available for reading out data stored in the device. The depth of a device is the maximum number of data bits that may be accessed via each of the data output lines. For example, devices with a total storage capacity of two kilobits of data are available in 2K×1 and 1K×2 configurations. A 1K×2 device has a width of two and a depth of 1 kilobit (1024 bits). A 2K×1 device has a width of one and a depth of two kilobits.
Because random-access memory devices are available in various depth and width configurations, a designer of an electronic system is generally able to select a memory device with a depth and width suitable for use in the system. However, in some applications it would be
desireable
desirable
to be able to reconfigure the depth and width of a selected memory device without having to use an entirely new part.
In addition, programmable logic devices sometimes contain regions of RAM, as described in commonly assigned co-pending Cliff et al. U.S. patent application Ser. No. 08/442,795, filed May 17, 1995, which is hereby incorporated by reference herein. Programmable logic devices can be programmed by a user to perform a variety of logic functions. To enhance the flexibility of a programmable logic device containing a region of RAM, it would be useful if were possible to program the region of RAM to various depth and width configurations.
Gate arrays sometimes contain blocks of RAM. If only part of the block of RAM is connected to the logic circuitry of the gate array during fabrication, the depth and width of the RAM that is used can be varied. For example, if a gate array contains a 2K×2 RAM array block, it is possible to fabricate the connections between the gate array logic circuitry and the RAM so that only a 2K×1 region of RAM is used. Alternatively, the gate array can be fabricated so that only a 1K×2 region is used. However, selectively connecting only portions of the block of RAM to the logic circuitry of the gate array is inefficient, because the portion of RAM that is not connected to the logic circuitry cannot be used. Further, because gate arrays are generally configured using custom masks, they are not field programmable and cannot be reconfigured after fabrication.
Some gate arrays, known as field programmable gate arrays, are reprogrammable. Field programmable gate arrays typically contain numerous configurable logic blocks, each of which may contain a small amount of RAM. Although it might be possible to connect a number of the configurable logic blocks together to provide a large region of RAM, such an arrangement is unlikely to be satisfactory. The process of passing signals to and from a configurable logic block is relatively slow. Further, field programmable gate arrays do not contain row and column decoders for addressing RAM arrays. Although some decoding functions might be provided by the configurable logic blocks, using configurable logic blocks to build decoders would be cumbersome. Using the configurable logic blocks for decoding would also be slower than using dedicated row and column decoder circuitry.
It is therefore an object of the present invention to provide a programmable random-access memory circuit.
It is a further object of the present invention to provide a variable depth and width random-access memory circuit.
SUMMARY OF THE INVENTION
These and other objects of the invention are accomplished in accordance with the principles of the present invention by providing a programmable variable depth and width random-access memory circuit. The memory circuit contains rows and columns of memory cells for storing data. Row and column address circuitry is used to address the cells. Output circuitry is used to route data from the array to one or more data output lines.
The row address circuitry contains a row decoder. A row address signal is provided to the row decoder that causes the row decoder to address an individual row of memory cells in the array.
The column address circuitry receives a column address signal and a depth and width selection signal. A column decoder within the column address circuitry addresses one or more columns of memory cells in the RAM array based on the selected width of the array. The output of the column decoder is routed to the appropriate column or columns of memory cells by a routing array having a pattern of fixed connections and by a group of programmable multiplexers.
The number of data output lines to which data signals are provided is determined by the selected width of the RAM array. The output circuitry contains a group of programmable demultiplexers and a routing array having a pattern of fixed connections suitable for passing data signals from the RAM array to the selected number of data output lines.
If desired, the random-access memory circuit can be provided as part of a programmable logic device that uses programmable RAM or as part of any other suitable integrated circuit. The random-access memory circuit can also be provided as a discrete integrated circuit device.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4593373 (1986-06-01), Kiuchi et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4751671 (1988-06-01), Babetski et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4942541 (1990-07-01), Hoel et al.
patent: 4975601 (1990-12-01), Steele
patent: 5027326 (1991-06-01), Jones
patent: 5121006 (1992-06-01), Pedersen
patent: 5128559 (1992-07-01), Steele
patent: 5146428 (1992-09-01), Tanimura
patent: 5220214 (1993-06-01), Pedersen
patent: RE34363 (1993-08-01), Freeman
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5396608 (1995-03-01), Garde
patent: 5506850 (1996-04-01), Osann, Jr.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5592106 (1997-01-01), Leong et al.
patent: 5614840 (1997-03-01), McClintock et al.
patent: 25 15 696 (1975-04-01), None
patent: 0 156 316 (1985-10-01), None
patent: 2-108168 (1990-04-01), None
William I. Fletcher et al., “Simplify Sequential Circuit Designs”, Electronic Design, Jul. 1971, pp. 70-72.*
R. C. Minnick, “A Survey of Microcellular Research,” Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Wahlstrom, “Programmable Logic Arrays—Cheaper by the Millions,” Electronics, Dec. 11, 1967, pp. 90-95.
Recent Developments in Switching Theory,A. Mukhopadhyay, ed., Academic Press, New York, 1971, chapters VI and IX, pp. 229-254 and 369-422.
El Gamal et al., “An Architecture for Electrically Configurable Gate Arrays,” IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
El-Ayat et al., “A CMOS Electrically Configurable Gate Array,” IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
“XC5000 Logic Cell Array Family, Technical Data, Advance Information,” Xilinx, Inc., Feb. 1995.
John L. Nichols, “A Logical Next Step for Read-Only Memories”, Electronics, Jun. 12, 1967, pp. 111-113.
Floyd Kvamme, “Standard Read-Only Memories Simplify Comp
Ahanin Bahram
Chang Wanli
Cliff Richard G.
Cope L. Todd
Huang Joseph
Altera Corporation
Fish & Neave
Peikari B. James
LandOfFree
Variable depth and width memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Variable depth and width memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable depth and width memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3293416