Utilizing clock shield as defect monitor

Details Utilizing clock shield as defect monitor Utilizing clock shield as defect monitor

2007-07-03

2007-07-03

Nguyen, Vinh P. (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

C324S1540PB

Reexamination Certificate

active

11382601

ABSTRACT:
Disclosed is a shielded clock tree that has one or more clock signal buffers and clock signal splitters, with clock signal wiring connecting the clock signal buffers to the clock signal splitters. Shielding is adjacent the clock signal wiring, where ground wiring connects the shielding to ground. The shielding comprises shield wires positioned adjacent and parallel to the clock signal wiring. The invention provides switches in the ground wiring, and these switches are connected to, and controlled by, a test controller.

REFERENCES:
patent: 4419752 (1983-12-01), Sonnenberger et al.
patent: 4833672 (1989-05-01), Steely
patent: 5109168 (1992-04-01), Rusu
patent: 5519327 (1996-05-01), Consiglio
patent: 6006025 (1999-12-01), Cook et al.
patent: 6061814 (2000-05-01), Sugasawara et al.
patent: 6353352 (2002-03-01), Sharpe-Geisler
patent: 6380787 (2002-04-01), Forbes
patent: 6610550 (2003-08-01), Pasadyn et al.
patent: 6613590 (2003-09-01), Simmons
patent: 6822481 (2004-11-01), Srikantam et al.
patent: 6952117 (2005-10-01), Forbes
patent: 7005874 (2006-02-01), Cohn et al.

Affiliated with

Also associated with

Rating

Utilizing clock shield as defect monitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Utilizing clock shield as defect monitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Utilizing clock shield as defect monitor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3769543