Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2004-12-07
2008-10-07
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S710000
Reexamination Certificate
active
07434130
ABSTRACT:
In one aspect, an electronic device that has been partitioned into segments by using clock gating or signal gating is tested. One of the segments that is a source of a failure is identified. Diagnostic procedures are applied to the identified segment to determine a cause of the failure.
REFERENCES:
patent: 4509008 (1985-04-01), DasGupta et al.
patent: 4800564 (1989-01-01), DeFazio et al.
patent: 5119378 (1992-06-01), Welles, II et al.
patent: 5132974 (1992-07-01), Rosales
patent: 6122756 (2000-09-01), Baxter et al.
patent: 6125465 (2000-09-01), McNamara et al.
patent: 6536024 (2003-03-01), Hathaway
patent: 6671644 (2003-12-01), Huisman et al.
patent: 6865501 (2005-03-01), Huisman et al.
patent: 2005/0038980 (2005-02-01), Rodgers et al.
“Resynthesis of sequential circuits for low power” by Roy et al. Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Publication Date: May 31-Jun. 3, 1998 vol. 6, On pp. 57-61 vol. 6.
“Partitioning sequential circuits for low power” by Roy et al. VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on Publication Date: Jan. 4-7, 1998 On pp. 212-217.
C.J. Richard Shi, “Block-Level Fault Isolation Using Partition Theory and logic Minimization Techniques” Mar. 1997, ECE Department, University of Iowa, Iowa City, Iowa 52242, USA.
Huisman Leendert M.
Huott William V.
Motika Franco
Pastel Leah M. Pfeifer
Britt Cynthia
Dugan & Dugan PC
International Business Machines - Corporation
Le Strange Michael J.
LandOfFree
Using clock gating or signal gating to partition a device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Using clock gating or signal gating to partition a device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Using clock gating or signal gating to partition a device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3994094