Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Patent
1997-04-28
2000-02-15
Bowers, Charles
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
438770, 438787, H01L 21316
Patent
active
060252804
ABSTRACT:
This invention includes a novel synthesis of a three-step process of growing, depositing and growing SiO.sub.2 under low pressure, e.g., 0.2-10 Torr, to generate high quality, robust and reliable gate oxides for sub 0.5 micron technologies. The first layer, 1.0-3.0 nm is thermally grown for passivation of the Si-semiconductor surface. The second deposited layer, which contains a substantial concentration of a hydrogen isotope, such as deuterium, forms an interface with the first grown layer. During the third step of the synthesis densification of the deposited oxide layers occurs with a simultaneous removal of the interface traps at the interface and growth of a stress-modulated SiO.sub.2 occurs at the Si/first grown layer interface in the presence of a stress-accommodating interface layer resulting in a planar and stress-reduced Si/SiO.sub.2 interface. The entire synthesis is done under low-pressure (e.g., 0.2-10 Torr) for slowing down the oxidation kinetics to achieve ultrathin sublayers and may be done in a single low-pressure furnace by clustering all three steps. For light nitrogen-incorporation (<5%) for certain devices, often required due to improved resistance to boron and other dopant diffusion and hot-carrier characteristics, N.sub.2 O or NO in the oxidant are used during each steps of the stacked oxide synthesis. Planar and stress-reduced Si/SiO.sub.2 interface characteristics is a unique signature of stacked oxide that improves robustness of the gate oxide to ULSI processing resulting in reduced scatter in device parameters (e.g., threshold voltage, transconductance) , mobility degradation, and resistance to hot-carrier and Fowler-Nordheim stress.
REFERENCES:
patent: 3903325 (1975-09-01), Horiuchi
patent: 4851370 (1989-07-01), Doklan
patent: 5352636 (1994-10-01), Beinglass
patent: 5595927 (1997-01-01), Chen et al.
Moslehi, Mehrdad, Formation fo MOS Gates by Rapid Thermal/Microwave Remote plasma Multiprocessing, IEEE Eletron Device Letters, vol. EDL-8. No. 9. Sep. 1987.
Lyding, J.W., Reduction of hot electron degratdation in metal oxide semiconductor transistors by deuterium processing Appl. Phys. Lett. 68 (18), Apr. 29, 1996.
Brady David C.
Kizilyalli Isik C.
Ma Yi
Roy Pradip K.
Bowers Charles
Lucent Technologies - Inc.
Whipple Matthew
LandOfFree
Use of SiD.sub.4 for deposition of ultra thin and controllable o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of SiD.sub.4 for deposition of ultra thin and controllable o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of SiD.sub.4 for deposition of ultra thin and controllable o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1905663