Universal asynchronous receive/transmit circuit with flow contro

Details Universal asynchronous receive/transmit circuit with flow contro Universal asynchronous receive/transmit circuit with flow contro

1996-02-27

1997-04-08

Chin, Wellington

Pulse or digital communications

Miscellaneous

375259, 375219, 375354, 395250, 39520013, 395286, 364939, 364940, 3642705, H04B 138, H04L 700

Patent

active

056195443

ABSTRACT:
A method and apparatus for a circuit physically realizing a Universal Asynchronous Receive/Transmit (UART) circuit 31, 40 having an automatic flow control feature. A preferred embodiment includes a UART 31 provided with additional control circuitry 39, 34 for automatically pausing transfers from the transmit data circuitry 35, 32 in response to a transition at the CTS (Clear to Send) input, and further provided with control circuitry 39 for automatically asserting and deasserting a RTS (Ready to Send) output when a receiver data threshold is reached.

REFERENCES:
patent: 5179706 (1993-01-01), Swanson et al.
patent: 5218683 (1993-06-01), Jerrim et al.
patent: 5301275 (1994-05-01), Vanbuskirk et al.
patent: 5365552 (1994-11-01), Astle

Affiliated with

Also associated with

Rating

Universal asynchronous receive/transmit circuit with flow contro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Universal asynchronous receive/transmit circuit with flow contro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal asynchronous receive/transmit circuit with flow contro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401924