Unanimous voting for disabling of shared component clocking...

Details Unanimous voting for disabling of shared component clocking... Unanimous voting for disabling of shared component clocking...

2005-07-19

2005-07-19

Browne, Lynne H. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S324000, C713S600000

Reexamination Certificate

active

06920572

ABSTRACT:
A digital signal processing chip having a multiple processor cores with corresponding processor subsystems, a shared component, and a clock tree, is disclosed herein. A clock tree distributes clock signals to the processor cores and the shared component. The clock tree can be configured to disable one or more of the processor cores and the shared component by blocking the corresponding clock signal. This may advantageously conserve power. However, the clock tree is configured to preserve the clock signal to the shared component as long as at least one of the processor cores has not disabled the shared component. That is, to block the clock signal to the shared component, each of the processor cores must disable the shared component. The shared component may, for example, be a shared program memory or an arbiter for an external input/output port. The clock tree may include a register and a series of clock gates. Each of the clock gates blocks the clock signal when a gate signal is de-asserted. The gate signals are generated from enablement bits in the register. The clock signal for the shared component is gated by a clock gate that blocks the clock signal only if each of the processor cores have disabled their enablement bit for the shared component.

REFERENCES:
patent: 5339429 (1994-08-01), Tanaka et al.
patent: 5365183 (1994-11-01), Mitsuhira
patent: 5537582 (1996-07-01), Draeger
patent: 5557783 (1996-09-01), Oktay et al.
patent: 5677849 (1997-10-01), Smith
patent: 5710881 (1998-01-01), Gupta et al.
patent: 6189076 (2001-02-01), Fadavi-Ardekani et al.
patent: 6311263 (2001-10-01), Barlow et al.
patent: 6330644 (2001-12-01), Yamashita et al.
patent: 6340905 (2002-01-01), Schultz
patent: 6487647 (2002-11-01), Samson
patent: 6536024 (2003-03-01), Hathaway
patent: 6597226 (2003-07-01), Eade et al.
patent: 6625559 (2003-09-01), Helder
patent: 6711691 (2004-03-01), Howard et al.
patent: 0 633 518 (1995-01-01), None

Affiliated with

Also associated with

Rating

Unanimous voting for disabling of shared component clocking... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Unanimous voting for disabling of shared component clocking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unanimous voting for disabling of shared component clocking... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3408754