Ultra-thin SOI MOSFET method and structure

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S655000, C438S682000, C438S592000

Reexamination Certificate

active

07060546

ABSTRACT:
An ultra-thin, scaleable MOSFET transistor and fabrication method are described. The transistor features fully self-aligned, raised source/drain junctions on a thin SOI wafer and exhibits low contact resistance, low gate resistance and good device isolation characteristic. No extra lithographic mask steps are required beyond those required by conventional processes. The transistor is completely “bracketed” or surrounded by STI (shallow trench isolation), providing inherent isolation between it and any other devices on the SOI wafer. Gate sidewall spacers are formed outside of the gate area so that the scalability is limited solely by lithography resolution.

REFERENCES:
patent: 4830975 (1989-05-01), Bovaird et al.
patent: 5793089 (1998-08-01), Fulford et al.
patent: 5851921 (1998-12-01), Gardner et al.
patent: 6060749 (2000-05-01), Wu
patent: 6355955 (2002-03-01), Gardner et al.
patent: 6395589 (2002-05-01), Yu
patent: 6506649 (2003-01-01), Fung et al.
patent: 6555880 (2003-04-01), Cabra et al.
patent: 6566198 (2003-05-01), Park et al.
patent: 6858903 (2005-02-01), Natzle et al.
patent: 6908815 (2005-06-01), Ye et al.
patent: 6914303 (2005-07-01), Doris et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Ultra-thin SOI MOSFET method and structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ultra-thin SOI MOSFET method and structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra-thin SOI MOSFET method and structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3697936

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.