Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-02-21
2004-11-09
Deo, Duy-Vu (Department: 1765)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S716000, C438S763000, C257S213000, C257S288000, C257S310000, C257S410000
Reexamination Certificate
active
06815297
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to semiconductor devices and the fabrication thereof and, more particularly, to a semiconductor device having a thin body region and a high-K gate dielectric.
BACKGROUND
A pervasive trend in modern integrated circuit manufacture is to produce semiconductor devices, such as metal oxide semiconductor field effect transistors (MOSFETs), that are as small as possible. In a typical MOSFET, a source and a drain are formed in an active region of a semiconductor layer by implanting N-type or P-type impurities in the layer of semiconductor material. Disposed between the source and the drain is a channel (or body) region. Disposed above the body region is a gate electrode. The gate electrode and the body are spaced apart by a gate dielectric layer. It is noted that MOSFETs can be formed in bulk format (for example, the active region being formed in a silicon substrate) or in a semiconductor-on-insulator (SOI) format (for example, in a silicon film that is disposed on an insulating layer that is, in turn, disposed on a silicon substrate).
Although the fabrication of smaller transistors allows more transistors to be placed on a single monolithic substrate for the formation of relatively large circuit systems in a relatively small die area, this downscaling can result in a number of performance degrading effects. For example, in SOI devices with a thin body (e.g., about 15 nm or less) it may become difficult to adequately control the thickness of the channel.
Accordingly, there exists a need in the art for semiconductor devices, such as MOSFETs, that have enhanced performance and that are made with relatively precise dimensions. There also exists a need for corresponding fabrication techniques to make those semiconductor devices.
SUMMARY OF THE INVENTION
According to one aspect of the invention, the invention is directed to a fully depleted semiconductor-on-insulator (SOI) field effect transistor (FET). The FET includes a layer of semiconductor material disposed over an insulating layer, the insulating layer disposed over a semiconductor substrate. A source and a drain are formed from the layer of semiconductor material. A body is formed from the layer of semiconductor material and disposed between the source and the drain. The layer of semiconductor material is etched such that a thickness of the body is less than a thickness of the source and the drain and such that a recess is formed in the layer of semiconductor material over the body. A gate is formed at least in part in the recess and the gate defining a channel in the body, the gate including a gate electrode spaced apart from the body by a gate dielectric made from a high-K material.
According to another aspect of the invention, the invention is directed to a method of forming a fully depleted semiconductor-on-insulator (SOI) field effect transistor (FET). The method includes providing a layer of semiconductor material, the layer of semiconductor material disposed over an insulating layer, and the insulating layer disposed over a semiconductor substrate; forming a dummy gate on the layer of semiconductor material; doping the layer of semiconductor material to form a source and a drain, and a body region between the source and the drain; removing at least a portion of the dummy gate; etching the layer of semiconductor material to form a recess therein, the recess formed in at least the body region of the layer of semiconductor material such that a thickness of the body is less than a thickness of the source and the drain; and forming a gate at least in part in the recess and the gate defining a channel in the body, the gate including a gate electrode spaced apart from the body by a gate dielectric made from a high-K material.
REFERENCES:
patent: 4951100 (1990-08-01), Parrillo
patent: 5202276 (1993-04-01), Malhi
patent: 5567966 (1996-10-01), Hwang
patent: 5960270 (1999-09-01), Misra et al.
patent: 6013553 (2000-01-01), Wallace et al.
patent: 6020024 (2000-02-01), Maiti et al.
patent: 6100204 (2000-08-01), Gardner et al.
patent: 6342414 (2002-01-01), Xiang et al.
patent: 6452229 (2002-09-01), Krivokapic
patent: 6716046 (2004-04-01), Mistry
Krivokapic Zoran
Maszara Witold P.
Deo Duy-Vu
Renner , Otto, Boisselle & Sklar, LLP
LandOfFree
Ultra-thin fully depleted SOI device and method of fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra-thin fully depleted SOI device and method of fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra-thin fully depleted SOI device and method of fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3348861