Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-08-15
2006-08-15
Flynn, Nathan J. (Department: 2826)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S151000, C438S270000, C438S297000, C438S303000, C257S347000, C257S348000
Reexamination Certificate
active
07091069
ABSTRACT:
A method of creating ultra tin body fully-depleted SOI MOSFETs in which the SOI thickness changes with gate-length variations thereby minimizing the threshold voltage variations that are typically caused by SOI thickness and gate-length variations is provided. The method of present invention uses a replacement gate process in which nitrogen is implanted to selectively retard oxidation during formation of a recessed channel. A self-limited chemical oxide removal (COR) processing step can be used to improve the control in the recessed channel step. If the channel is doped, the inventive method is designed such that the thickness of the SOI layer is increased with shorter channel length. If the channel is undoped or counter-doped, the inventive method is designed such that the thickness of the SOI layer is decreased with shorter channel length.
REFERENCES:
patent: 5019882 (1991-05-01), Solomon et al.
patent: 5192697 (1993-03-01), Leong
patent: 5413950 (1995-05-01), Chen et al.
patent: 5999056 (1999-12-01), Fong
patent: 6025267 (2000-02-01), Pey et al.
patent: 6271133 (2001-08-01), Lim et al.
patent: 6333247 (2001-12-01), Chan et al.
patent: 6335253 (2002-01-01), Chong et al.
patent: 6339002 (2002-01-01), Chan et al.
patent: 6365446 (2002-04-01), Chong et al.
patent: 6372557 (2002-04-01), Leong
patent: 6509221 (2003-01-01), Doris et al.
patent: 6509234 (2003-01-01), Krivokapic
patent: 6531365 (2003-03-01), Dokumaci et al.
patent: 6534388 (2003-03-01), Lin et al.
patent: 6555880 (2003-04-01), Cabral, Jr. et al.
patent: 6580132 (2003-06-01), Chan et al.
patent: 6586289 (2003-07-01), Dokumaci et al.
patent: 6603181 (2003-08-01), Solomon et al.
patent: 6624489 (2003-09-01), Chong et al.
patent: 6645861 (2003-11-01), Cabral, Jr. et al.
patent: 6716708 (2004-04-01), Cabral, Jr. et al.
patent: 6841831 (2005-01-01), Hanafi et al.
patent: 2002/0022366 (2002-02-01), Cabral, Jr. et al.
patent: 2002/0024058 (2002-02-01), Marshall et al.
patent: 2002/0031909 (2002-03-01), Cabral, Jr. et al.
patent: 2002/0042183 (2002-04-01), Chan et al.
patent: 2002/0094643 (2002-07-01), Solomon et al.
patent: 2002/0098689 (2002-07-01), Chong et al.
patent: 2002/0155690 (2002-10-01), Cabral, Jr. et al.
patent: 2002/0185691 (2002-12-01), Cabral, Jr. et al.
patent: 2002/0197839 (2002-12-01), Dokumaci et al.
patent: 2003/0132487 (2003-07-01), Cabral, Jr. et al.
patent: 2003/0132492 (2003-07-01), Solomon et al.
patent: 2003/0162388 (2003-08-01), Dokumaci et al.
patent: 2004/0094804 (2004-05-01), Amos et al.
patent: 2004/0108598 (2004-06-01), Cabral, Jr. et al.
Doris Bruce B.
Ieong Meikei
Ren Zhibin
Solomon Paul M.
Yang Min
Abate Esq. Joseph P.
Erdem Fazli
Flynn Nathan J.
Scully, Scott, Murphy & Pesser, P.C.
LandOfFree
Ultra thin body fully-depleted SOI MOSFETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra thin body fully-depleted SOI MOSFETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra thin body fully-depleted SOI MOSFETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3682298