Two boundary scan cell switches controlling input to output...

Details Two boundary scan cell switches controlling input to output... Two boundary scan cell switches controlling input to output...

2007-05-08

2008-11-18

Louis-Jacques, Jacques (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S727000

Reexamination Certificate

active

07454677

ABSTRACT:
A process initializes the state of an output memory circuit of a scan cell located at the boundary of a logic circuit within an integrated circuit. Data is scanned into an input memory circuit of the cell while maintaining the cell in a mode providing normal operation of the logic circuit. The cell is placed in a test mode that disables normal operation of the logic circuit. The data scanned into the input memory circuit is transferred into the output memory circuit simultaneous with the placing the cell in the test mode. A transmission gate between the logic circuit and the output memory circuit and a transmission gate between the input memory circuit and the output memory circuit effect the changes between normal operation and test modes.

REFERENCES:
patent: 5220281 (1993-06-01), Matsuki
patent: 5384494 (1995-01-01), Henson et al.
patent: 5450415 (1995-09-01), Kamada
patent: 5596584 (1997-01-01), Warren

Affiliated with

Also associated with

Rating

Two boundary scan cell switches controlling input to output... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two boundary scan cell switches controlling input to output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two boundary scan cell switches controlling input to output... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4021875