Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-02-07
2006-02-07
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S780000, C714S786000, C375S341000
Reexamination Certificate
active
06996765
ABSTRACT:
This invention describes implementation approaches for sliding window turbo decoders. Sliding windows are used for both the beta and alpha state metric calculations. Initialization of the beta/alpha prolog sections with data from a previous iteration is employed in conjunction with a reduced length prolog section. For subsequent sliding windows the trellis values of the prolog sections are dynamically initialized based upon data derived from the signal to noise ratio of the calculated extrinsic data or the difference between the two most probable trellis states.
REFERENCES:
patent: 6725409 (2004-04-01), Wolf
patent: 6829313 (2004-12-01), Xu
Gatherer Alan
Mondragon-Torres Antonio F.
Wolf Tod D.
Abraham Esaw
Brady III W. James
Lamarre Guy
Marshall, Jr. Robert D.
Telecky , Jr. Frederick J.
LandOfFree
Turbo decoder prolog reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Turbo decoder prolog reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Turbo decoder prolog reduction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3637537