Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-09-13
2009-08-04
Lamarre, Guy J (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S786000, C714S794000, C714S795000, C375S262000, C375S265000, C375S341000
Reexamination Certificate
active
07571369
ABSTRACT:
A reconfigurable turbo decoder comprising N processing units. Each of the N processing units receives soft input data samples and decodes the received soft input data samples. The N processing units operate independently such that a first processing unit may be selected to decode the received soft input data samples while a second processing unit may be disabled. The number of processing units selected to decode the soft input data samples is determined by a data rate of the received soft input data samples. The reconfigurable turbo decoder also comprises N input data memories that store the received soft input data samples and N extrinsic information memories that store extrinsic information generated by the N processing units. Each of the N processing units is capable of reading from and writing to each of the N input data memories and each of the N extrinsic information memories.
REFERENCES:
patent: 6252917 (2001-06-01), Freeman
patent: 6526538 (2003-02-01), Hewitt
patent: 2003/0106012 (2003-06-01), Hewitt
patent: 2006/0023815 (2006-02-01), Malm
Reuven Dobkin et al., “Parallel VLSI Architecture for MAP Turbo Decoder”, VLSI Systems Research Center, Electrical Engineering Department, Technion—Israel Institute of Technology, Personal, Indoor and Mobile Radio Communications, 2002, vol. 1, Sep. 15-18, 2002, p. 384-388.
Reuven Dobkin et al., “Parallel VLSI Architecture for MAP Turbo Decoder”, VLSI Systems Research Center, Electrical Engineering Department, Technion—Israel Institute of Technology.
James G. Harrison, “Implementation of a 3GPP Turbo Decoder on a Programmable DSP Core” 3DSP Corporation, Presented at the Communications Design Conference, San Jose, California, Oct. 2, 2001.
Oz Jasmin
Pisek Eran
Wang Yan
Lamarre Guy J
Samsung Electronics Co,. Ltd.
LandOfFree
Turbo decoder architecture for use in software-defined radio... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Turbo decoder architecture for use in software-defined radio..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Turbo decoder architecture for use in software-defined radio... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4108496