Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-01-14
2004-10-05
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S300000
Reexamination Certificate
active
06800530
ABSTRACT:
TECHNICAL FIELD
The field of the invention is that of CMOS processing, in particular integration of the process for fabricating integrated circuits.
BACKGROUND OF THE INVENTION
As dimensions shrink in integrated circuit processing, vertical dimensions shrink as well as transverse ones—i.e. the layers that make up the integrated circuit become thinner.
The result of this is that various steps that were straightforward in larger-dimension processing become more difficult.
For example, the dimensions of devices in the near future are expected be less than 110 nm and the gate dielectric in a field effect transistor is expected to be of material having a higher dielectric constant than silicon dioxide (SiO2, oxide). Unfortunately, such materials are less thermally stable than oxide, so that the permissible exposure of the device to high temperatures is even more limited than it is with oxide gate insulators.
It is nevertheless necessary to expose the wafer, and thus the materials within the transistors, to temperatures in excess of one thousand degrees Centigrade in order to activate the source and drain diffusions of the transistors. Most high-k dielectrics can not withstand exposure to such temperatures for the durations required.
Further, the use of metal gates (e.g. Tungsten, Tantalum Silicon Nitride (TaSiN), Tantalum Nitride (TaN)) is accepted as being necessary for adequate transistor performance.
Such gates require a sacrificial gate process, independently of whether the gate dielectric does. In a sacrificial gate process, the transistor is constructed with a dummy, or sacrificial, gate during the steps such as providing alignment of the sources and drains with the gate structure. After activating the source and drain, the sacrificial gate material is removed and the high-k gate dielectric and/or the metal gate material are deposited.
Those skilled in the art are aware that no removal process is one hundred percent efficient, and there will inevitably be removal of extra material, so that the final dimensions of the gate will not be exactly as desired.
In addition, in the case of silicon on insulator wafers, the thickness of the silicon device layer decreases, and there is not enough material in the thickness of the layer to be consumed (e.g. less than about 50 nm of silicon) in the process of forming a silicide for higher conductivity and better performance.
Those skilled in the art are aware that raised sources and drains provide extra thickness only in the sources and drains, while retaining the desired dimension elsewhere.
Although various aspects of the foregoing considerations are known to those skilled in the art, there remains a considerable problem of process integration to make all the process steps produce the desired final result.
It is not enough to combine a step from one solution to a given problem with a step from another solution to another problem if the different steps are mutually exclusive or otherwise conflict.
In integrated circuit processing at the 70 nm node, it is accepted in the art that a sacrificial gate process is necessary. In such a process, the transistor structure is formed
SUMMARY OF THE INVENTION
The invention relates to a process for forming a CMOS transistor in a silicon on insulator wafer that combines a sacrificial gate process with a raised source and drain.
In one embodiment of the invention, a three layer hardmask protects the gate stack during subsequent processing.
In one embodiment of the invention, two disposable spacers are used to define the area for the raised source/drain and to block an ion implant into the raised source/drain.
In another embodiment of the invention, the hard mask prevents the formation of silicide on the top of the gate stack.
REFERENCES:
patent: 5397909 (1995-03-01), Moslehi
patent: 5665631 (1997-09-01), Lee et al.
patent: 5908672 (1999-06-01), Ryu et al.
patent: 5949105 (1999-09-01), Moslehi
patent: 5955759 (1999-09-01), Ismail et al.
patent: 6033963 (2000-03-01), Huang et al.
patent: 6069380 (2000-05-01), Chou et al.
patent: 6083836 (2000-07-01), Rodder
patent: 6177303 (2001-01-01), Schmitz et al.
patent: 6180486 (2001-01-01), Leobandung et al.
patent: 6188122 (2001-02-01), Davari et al.
patent: 6214694 (2001-04-01), Leobandung et al.
patent: 6238998 (2001-05-01), Leobandung
patent: 6251763 (2001-06-01), Inumiya et al.
patent: 6287938 (2001-09-01), Lee at al.
patent: 6297153 (2001-10-01), Park et al.
patent: 6333247 (2001-12-01), Chan et al.
patent: 6365474 (2002-04-01), Finder et al.
patent: 6372649 (2002-04-01), Han et al.
patent: 6429488 (2002-08-01), Leobandung et al.
patent: 6479345 (2002-11-01), Ahn et al.
patent: 6483156 (2002-11-01), Adkisson et al.
patent: 6495437 (2002-12-01), Yu
patent: 6521947 (2003-02-01), Ajmera et al.
patent: 6551885 (2003-04-01), Yu
patent: 6569782 (2003-05-01), Jeon et al.
patent: 6602753 (2003-08-01), Koyama et al.
patent: 6635517 (2003-10-01), Chen et al.
patent: 6649460 (2003-11-01), Leobandung
patent: 6653698 (2003-11-01), Lee et al.
patent: 6660596 (2003-12-01), Adkisson et al.
patent: 6664150 (2003-12-01), Clark et al.
patent: 6699625 (2004-03-01), Lee et al.
patent: 2001/0005615 (2001-06-01), Lee et al.
patent: 2001/0008292 (2001-07-01), Leobandung et al.
patent: 2001/0049183 (2001-12-01), Henson et al.
patent: 2001/0054766 (2001-12-01), Dirahoui et al.
patent: 2002/0045108 (2002-04-01), Lee at al.
patent: 2002/0153587 (2002-10-01), Adkisson et al.
patent: 2002/0177273 (2002-11-01), Lee et al.
patent: 2003/0032251 (2003-02-01), Chen et al.
patent: 2003/0047755 (2003-03-01), Lee et al.
patent: 2003/0082872 (2003-05-01), Leobandung
patent: 2003/0118616 (2003-06-01), Lee et al.
patent: 2003/0119292 (2003-06-01), Lee et al.
patent: 2003/0198874 (2003-10-01), Lee
patent: 2004/0029352 (2004-02-01), Beyer et al.
patent: 2004/0038839 (2004-02-01), Kim et al.
patent: 2004/0057611 (2004-03-01), Lee et al.
patent: 2004/0082171 (2004-04-01), Shin et al.
Dirahoui Bachir
Lee Byoung Hun
Leobandung Effendi
Su Tai-Chi
Luu Chuong Anh
Smith Matthew
LandOfFree
Triple layer hard mask for gate patterning to fabricate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Triple layer hard mask for gate patterning to fabricate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Triple layer hard mask for gate patterning to fabricate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3305278