Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-06-11
2002-04-09
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S589000, C438S591000
Reexamination Certificate
active
06368920
ABSTRACT:
FIELD OF INVENTION
The present invention relates to MOS devices and, more particularly, to an improved trench MOS gate device and a process for forming same.
BACKGROUND OF THE INVENTION
An MOS transistor that includes a trench gate structure offers important advantages over a planar transistor for high current, low voltage switching applications. In the latter configuration, constriction occurs at high current flows, an effect that places substantial constraints on the design of a transistor intended for operation under such conditions.
A trench gate of a DMOS device typically includes a trench extending from the source to the drain and having sidewalls and a floor that are each lined with a layer of thermally grown silicon dioxide. The lined trench is filled with doped polysilicon. The structure of the trench gate allows less constricted current flow and, consequently, provides lower values of specific on-resistance. Furthermore, the trench gate makes possible a decreased cell pitch in an MOS channel extending along the vertical sidewalls of the trench from the bottom of the source across the body of the transistor to the drain below. Channel density is thereby increased, which reduces the contribution of the channel to on-resistance. The structure and performance of trench DMOS transistors are discussed in Bulucea and Rossen, “Trench DMOS Transistor Technology for High-Current (100 A Range) Switching” in
Solid-State Electronics,
1991, Vol. 34, No. 5, pg. 493-507, the disclosure of which is incorporated herein by reference. In addition to their utility in DMOS devices, trench gates are also advantageously employed in insulated gate bipolar transistors (IGBTs), MOS-controlled thyristors (MCTs), and other MOS gated device structures.
Trenches lined with oxide dielectric and filled with polysilicon as a means of providing lateral isolation for component islands situated within the trench regions are described in U.S. Pat. Nos. 5,196,373 and 5,248,894, the disclosures of which are incorporated herein by reference. A preferred method of forming the dielectric for this purpose is conventional thermal oxidation.
Thermal oxidation to produce silicon dioxide for isolation of component islands does not require the control of oxide layer thickness provided by the device and process of the present invention. The dielectric used for isolation is very thick, often thicker than 10,000 angstroms. In this thickness range, the oxide grows according to a parabolic growth rule that produces the same growth rate on all crystal surfaces rather than by the orientation dependent linear growth rate that applies to the hundreds of angstroms thickness range relevant for gate oxides. Consequently, thermally grown oxides for isolation purposes have essentially the same thickness on all surfaces.
To minimize oxidation induced stress, a thin, approximately 100-angstrom thick thermal oxide layer is sometimes grown to cover an island surface. This thin oxide layer is then covered with a thick deposited oxide layer of about 10,000 angstroms to provide the required isolation. In such instances, the isolation layer consists almost entirely of deposited oxide. This layer must be thick enough to ensure that average capacitance is low and that the oxide rupture voltage is higher than the maximum voltage to be isolated. However, there are no minimum thickness or uniformity constraints for oxide layers intended for isolation of component islands.
Although the trench gate structure is beneficial for the operation of a transistor at higher currents, its performance can be degraded by the formation of a gate-to-drain capacitance across the dielectric material in the bottom of the trench. Furthermore, the bottom corners of the trench can cause concentration of an electric field when the DMOS is reverse biased, resulting in reduced breakdown voltage. These effects can be mitigated by beneficially controlling the formation of the dielectric layers on the sidewalls and floor of the gate trench, which is provided by the present invention.
SUMMARY OF THE INVENTION
The present invention is directed to an improved trench MOS gate device that comprises a trench whose floor and sidewalls include layers of dielectric material, the layers each having a controlled thickness dimension. These thickness dimensions are related by a controlled floor:sidewall layer thickness ratio, which is established by individually controlling the thickness of each of the floor and sidewall dielectric layers. This floor to sidewall layer thickness ratio is preferably at least 1 to 1, more preferably at least 1.2 to 1.
Further in accordance with the present invention, a process for forming an improved trench MOS gate device comprises etching a trench in a silicon device wafer and forming layers of dielectric material on the trench floor and on the sidewalls, each layer having a controlled thickness dimension. The thickness dimensions are related by a controlled floor to sidewall layer thickness ratio that is preferably at least 1 to 1. When silicon dioxide is employed as the dielectric material, the layers preferably comprise a composite of thermally grown and deposited silicon dioxide.
The trench containing the dielectric layers is filled with polysilicon, and an insulator layer is formed over the polysilicon, thereby forming a trench gate. A patterned electrically conducting metallic interconnect is formed over the trench gate.
The improved trench MOS gate device of the present invention includes a trench gate having a trench provided with layers of dielectric material of an advantageously controlled thickness ratio on the floor and the sidewalls, which reduces the damage caused by undesirable parasitic effects.
REFERENCES:
patent: 4546367 (1985-10-01), Schutten et al.
patent: 4589193 (1986-05-01), Goth et al.
patent: 4767722 (1988-08-01), Blanchard
patent: 4921815 (1990-05-01), Miyazawa
patent: 4941026 (1990-07-01), Temple
patent: 4992838 (1991-02-01), Mori
patent: 5016068 (1991-05-01), Mori
patent: 5040034 (1991-08-01), Murakamiet et al.
patent: 5196373 (1993-03-01), Beasom
patent: 5248894 (1993-09-01), Beasom
patent: 5321289 (1994-06-01), Baba et al.
patent: 5385853 (1995-01-01), Mohammad
patent: 5410170 (1995-04-01), Bulucca et al.
patent: 5468982 (1995-11-01), Hshieh et al.
patent: 5726088 (1998-03-01), Yanagiya et al.
patent: 0 043 014 (1982-01-01), None
patent: 0 076 935 (1983-04-01), None
patent: 0 523 450 (1993-01-01), None
patent: 5565463 (1980-05-01), None
patent: 405 335582 (1993-12-01), None
patent: 07-245400 (1995-09-01), None
patent: WO 94/17558 (1994-08-01), None
European Search Report, Date Search Completed: Sep. 1, 1997. Search: Hague Application No. EP 97 10 8480.
C. Balucca and R. Rossen, “Trench DMOS Transistor Technology for High Current (100 A Range) Switching”, Solid-State Electronics, vol. 34, No. 5, pp. 493-507, 1991, Great Britain.
S. Sugiyama, T. Suzuki, K. Kawahata, K. Shimaoka, M. Takigawa and I. Igarashi, “Micro-Diaphragm Pressure Sensor”, IEEE, International Electron Devices Meeting, pp. 184-187, 1986.
Fairchild Semiconductor Corporation
Jaeckle Fleischmann & Mugel LLP
Trinh Michael
LandOfFree
Trench MOS gate device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trench MOS gate device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench MOS gate device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2835494