Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-02-15
2005-02-15
Brewster, William M. (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S268000, C438S270000, C438S271000
Reexamination Certificate
active
06855601
ABSTRACT:
The trench-gate (11) of, for example, a cellular power MOSFET comprises doped poly-Si or other semiconductor material (11a) adjacent to the gate dielectric layer (17) adjacent to the channel-accommodating region (15) of the device. The gate (11) also comprises a sizeable silicide part (11b) that reduces gate resistance. This silicide part (11b) protrudes upwardly from the trench (20) over a distance (z) typically larger than the width (w) of the trench (20), so forming an upstanding part (11b) of a metal silicide material between its top and sidewalls above the level of the body surface (10a). The gate dielectric layer (17) at least adjacent to the channel-accommodating region (15) is protected from the metal silicide by at least the semiconductor part (11a) of the gate and by the protrusion (z) of the silicide part (11b) upwardly above the level of the body surface (10a). The height (z) of this silicide protrusion can be defined by a layer thickness of a mask (51,52; 510,520) with a window (51a, 510a) at which the trench (20) is etched. The silicide material may be deposited or grown in situ by alloying.
REFERENCES:
patent: 5753554 (1998-05-01), Park
patent: 6051468 (2000-04-01), Hshieh
patent: 6087224 (2000-07-01), Luo
patent: 6097061 (2000-08-01), Liu et al.
patent: 6215149 (2001-04-01), Lee et al.
patent: 6251730 (2001-06-01), Luo
patent: 6252277 (2001-06-01), Chan et al.
patent: 6312993 (2001-11-01), Hshieh et al.
patent: 6413822 (2002-07-01), Williams et al.
patent: 6465866 (2002-10-01), Park et al.
patent: 6476444 (2002-11-01), Min
patent: 6479357 (2002-11-01), Jung
patent: 6489204 (2002-12-01), Tsui
patent: 6509608 (2003-01-01), Hueting
patent: 6534367 (2003-03-01), Peake et al.
patent: 6586800 (2003-07-01), Brown
patent: 19507146 (1996-11-01), None
patent: WO0165608 (2001-07-01), None
patent: WO0215254 (2002-02-01), None
ISPSD′ 2000 Proceedings, pp. 181-184.
Juang et al: “A process simplification scheme for fabricating self-aligned silicided trench-gate power MOSFETs” solid state Electronics, Elsevier Science Publishers, vol.45, No. 1, Jan. 2001, pp. 169-172.
Norstrom et al: “Formation of CoSi2 and TiSi2 on narrow poly-Si lines” Microelectronic engineering, vol. 14, No. 3-4, Sep. 1991, pp. 327-339.
Brewster William M.
Koninklijke Philips Electronics , N.V.
Waxler Aaron
LandOfFree
Trench-gate semiconductor devices, and their manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trench-gate semiconductor devices, and their manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench-gate semiconductor devices, and their manufacture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3506643