Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2004-10-28
2009-06-16
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S791000
Reexamination Certificate
active
07547646
ABSTRACT:
A stress relief layer between a single-crystal semiconductor substrate and a deposited silicon nitride layer or pad nitride is formed from thermally produced silicon nitride. The stress relief layer made from thermally produced silicon nitride replaces a silicon dioxide layer or pad oxide which is customary at this location for example in connection with mask layers. After patterning of a mask, which includes a protective layer portion formed from deposited silicon nitride, the material which is provided according to the invention for the stress relief layer reduces the restrictions imposed for subsequent process steps, such as for example wet-etching steps, acting both on the semiconductor substrate or structures in the semiconductor substrate and also on the stress relief layer. The thermal nitriding is advantageously incorporated into a preanneal step for expelling oxygen from the semiconductor substrate, so that the semiconductor substrate is protected from the etching action of the expelled oxygen by the stress relief layer which is formed, there is no need for an additional temporary etching protection layer for the semiconductor substrate and the overall processing is streamlined.
REFERENCES:
patent: 5447884 (1995-09-01), Fahey et al.
patent: 5711891 (1998-01-01), Pearce
patent: 6165916 (2000-12-01), Muraoka et al.
patent: 6461937 (2002-10-01), Kim et al.
patent: 2001/0024867 (2001-09-01), Saida et al.
patent: 2002/0081864 (2002-06-01), Zheng et al.
patent: 2003/0203587 (2003-10-01), Gluschenkov et al.
patent: 2005/0118775 (2005-06-01), Goldbach et al.
patent: 2006/0105582 (2006-05-01), Aoki et al.
Bernhardt Henry
Kainz Stefan
Stadtmüller Michael
Storbeck Olaf
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
Perkins Pamela E
Smith Zandra V.
LandOfFree
Trench capacitor structure and process for applying a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trench capacitor structure and process for applying a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench capacitor structure and process for applying a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4140282