Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-06-21
2011-06-21
Everhart, Caridad M (Department: 2895)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S285000, C257SE21621, C257SE21638, C257SE21431
Reexamination Certificate
active
07964465
ABSTRACT:
A structure formation method. First, a structure is provided including (a) a fin region comprising (i) a first source/drain portion having a first surface and a third surface parallel to each other, not coplanar, and both exposed to a surrounding ambient, (ii) a second source/drain portion having a second surface and a fourth surface parallel to each other, not coplanar, and both exposed to the surrounding ambient, and (iii) a channel region disposed between the first and second source/drain portions, (b) a gate dielectric layer, and (c) a gate electrode region, wherein the gate dielectric layer (i) is sandwiched between, and (ii) electrically insulates the gate electrode region and the channel region. Next, a patterned covering layer is used to cover the first and second surfaces but not the third and fourth surfaces. Then, the first and second source/drain portions are etched at the third and fourth surfaces, respectively.
REFERENCES:
patent: 6492216 (2002-12-01), Yeo et al.
patent: 6638802 (2003-10-01), Hwang et al.
patent: 7102205 (2006-09-01), Chidambarrao et al.
patent: 2006/0043498 (2006-03-01), Orlowski et al.
patent: 2006/0043592 (2006-03-01), Tanaka
patent: 2006/0076625 (2006-04-01), Lee et al.
patent: 2009/0032845 (2009-02-01), Zhu et al.
patent: 2010/0012975 (2010-01-01), Pal et al.
Anderson Brent Alan
Bryant Andres
Nowak Edward Joseph
Everhart Caridad M
International Business Machines - Corporation
Kotulak Richard M.
Schmeiser Olsen & Watts
LandOfFree
Transistors having asymmetric strained source/drain portions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistors having asymmetric strained source/drain portions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistors having asymmetric strained source/drain portions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723381