Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-12-29
2000-12-26
Pham, Long
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438226, 438233, 438232, 438305, 438306, 438586, 438589, 438576, 438558, 438561, 438664, H01L 218238
Patent
active
06165826&
ABSTRACT:
A novel transistor with a low resistance ultra shallow tip region and its method of fabrication in a complementary metal oxide semiconductor (CMOS) process. According to the preferred method of the present invention, a first gate dielectric and a first gate electrode are formed on a first portion of a semiconductor substrate having a first conductivity type, and a second gate dielectric and a said gate electrode are formed on a second portion of semiconductor substrate having a second conductivity type. A silicon nitride layer is formed over the first portion of the semiconductor substrate including the first gate electrode and over the second portion of the semiconductor substrate including the second gate electrode. The silicon nitride layer is removed from the second portion of the silicon substrate and from the top of the second gate electrode to thereby form a first pair of silicon nitride spacers adjacent to opposite sides of the second gate electrode. A pair of recesses are then formed in the second portion of the semiconductor substrate in alignment with the first pair of sidewall spacers. A selectively deposited semiconductor material is then formed in the recesses.
REFERENCES:
patent: 4133704 (1979-01-01), MacIver et al.
patent: 4683645 (1987-08-01), Naguib et al.
patent: 4876213 (1989-10-01), Pfiester
patent: 4998150 (1991-03-01), Rodder et al.
patent: 5006476 (1991-04-01), De Jong et al.
patent: 5162263 (1992-11-01), Kunishima et al.
patent: 5168072 (1992-12-01), Moslehi
patent: 5231042 (1993-07-01), Ilderem et al.
patent: 5285088 (1994-02-01), Sato et al.
patent: 5336903 (1994-08-01), Ozturk et al.
patent: 5341014 (1994-08-01), Fujii et al.
patent: 5352631 (1994-10-01), Sitaram et al.
patent: 5393685 (1995-02-01), Yoo et al.
patent: 5397909 (1995-03-01), Moslehi
patent: 5405795 (1995-04-01), Beyer et al.
patent: 5478776 (1995-12-01), Luftman et al.
patent: 5538909 (1996-07-01), Hsu
patent: 5569624 (1996-10-01), Weiner
patent: 5620912 (1997-04-01), Hwang et al.
patent: 5710450 (1998-01-01), Chau et al.
patent: 5726071 (1998-03-01), Segawa et al.
patent: 5770507 (1998-06-01), Chen et al.
Chau Robert S.
Chern Chan-Hong
Jan Chia-Hong
Yau Leopoldo D.
Intel Corporation
Pham Long
LandOfFree
Transistor with low resistance tip and method of fabrication in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor with low resistance tip and method of fabrication in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor with low resistance tip and method of fabrication in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-993897