Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-03-13
2007-03-13
Luu, Chuong Anh (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S385000, C257S377000, C438S439000
Reexamination Certificate
active
11004690
ABSTRACT:
A method of improving transistor carrier mobility by adjusting stress through recessing shallow trench isolation is presented. A trench is formed in a substrate. The trench is filled with a dielectric. A CMOS transistor is formed adjacent to the trench. A silicide layer is formed on the source/drain region. A recess is formed by etching the dielectric so that the surface of the dielectric is substantially lower than the surface of the substrate. Recessing the STI removes the compressive stress applied to the channel region by the STI material. A contact etch stop layer (CESL) is formed over the gate electrode, spacers, source/drain regions and the dielectric. The CESL applies a desired stress to the channel region. Trench liners are optionally formed to provide a stress to the channel region. A spacer can optionally be formed in the STI recess.
REFERENCES:
patent: 6133105 (2000-10-01), Chen et al.
patent: 6339018 (2002-01-01), Ballantine et al.
patent: 6429061 (2002-08-01), Rim
Ge, C.-H., et al., “Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering,” IEEE, Mar. 2003, 4 pages.
Shimizu, A., et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement,” IEEE, 2001, 4 pages.
Lee, J.-H., et al., “A Study of Stress-Induced p+
Salicided Junction Leakage Failure and Optimized Process Conditions for Sub-0.15- μm CMOS Technology,” IEEE Transactions on Electron Devices, vol. 49, No. 11, Nov. 2002, pp. 1985-1992.
Huang Chien-Chao
Ke Chung-Hu
Ko Chih-Hsin
Luu Chuong Anh
Slater & Matsil L.L.P.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Transistor mobility improvement by adjusting stress in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor mobility improvement by adjusting stress in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor mobility improvement by adjusting stress in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3794494