Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-08-05
2002-07-16
Lee, Eddie (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S327000, C257S622000
Reexamination Certificate
active
06420766
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to the field of semi-conductor manufacturing and, more specifically, to a method for forming transistors with raised source and drains.
2. Background Art
The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.
The push for ever increasing device densities is particularly strong in CMOS technologies, such as the in the design and fabrication of field effect transistors (FETs). FETs are used in almost all types of integrated circuit design (i.e., microprocessors, memory, etc.)
One problem with traditional CMOS FET designs is the propensity for these devices to “latch-up.” Latch-up is a well known problem caused by unwanted transistor action between elements of the integrated circuit. This unwanted transistor action can be triggered by a wide variety of events, and can cause the semiconductor device to fail.
Latch-up is generally caused by the close proximity of n-channel and p-channel devices in modern CMOS devices. For example, a typical CMOS device fabricated on a p-type substrate would contain a p-channel device fabricated in a n-well (or n-type region) and an n-channel device fabricated in a p-well (or p-type region), with only a short distance between the wells. This structure inherently forms a parasitic lateral bipolar structure (npn) and parasitic vertical bipolar structure (pnp). Under certain biasing conditions the pnp structure can supply base current to the npn structure (or vice versa), causing a large current to flow from one well to the other well. This large current can damage the CMOS device.
The propensity for CMOS devices to latch-up has been addressed in several ways. One way involves reducing the “gain” or beta of the transistor (npn and pnp). This generally reduces the propensity of the CMOS device to latch-up by increasing the trigger voltage/current, where the trigger voltage/current is the voltage/current that must be applied to a node to induce latch-up.
Shallow trench isolation (STI) has been used between the n-channel and p-channel devices to minimize the likelihood of latch-up. However, as device density continues to increase the STI depth tends to decrease. This causes the latch-up holding voltage to be reduced. If the latch-up holding voltage and trigger voltage/current is reduced significantly, i.e., to less than the burn-in voltage, the reliability of the device can be negatively impacted.
One of the bedrock technologies that has allowed FETs to be widely used is the use of gate sidewall. spacers. Typical sidewall spacers are formed using a conformal deposition of a spacer material over the gate structure, followed by a directional etch, as disclosed in Pogge, U.S. Pat. No. 4,256,514, “Method for Forming a Narrow Dimensioned Region on a Body,” assigned to International Business Machines, Inc. The directional etch removes all the spacer material from the horizontal surfaces, but leaves “spacers” at the sidewalls of the gates. These spacers are inherently self-aligned with the gate.
Unfortunately, the sidewall spacer has a limited ability to be scaled to smaller dimensions. For example, in traditional methods of creating a sidewall spacers is that the process for forming spacers results in spacers on all exposed sidewalls of a structure. If a spacer is not desired on a particular sidewall, it must be removed with additional processing steps. These additional processing steps are not self aligned, and thus result in additional unwanted process variations.
Thus, there is a need for improved methods of increasing latch-up immunity of CMOS devices, and a need for methods to form source/drain regions with lower leakage and junction capacitance, and integratable with standard processes and structures. There is an additional need for improved methods of forming sidewall spacers that are used in these CMOS devices.
DISCLOSURE OF INVENTION
Accordingly, the present invention uses a novel method of forming sidewall spacers which is utilized to provide a transistor structure and method for fabricating the same that overcomes the disadvantages of the prior art. In particular, the preferred structure and method results in lower leakage and junction capacitance by using raised sources and drains which are partially isolated from the substrate by a dielectric layer. The raised source and drains are preferably fabricated from the same material layer used to form the transistor gate. The preferred method for fabricating the transistor uses hybrid resist to accurately pattern the gate material layer into regions for the gate, the; source and the drain. The source and drain regions are then connected to the substrate by growing silicon. The preferred method thus results in an improved transistor structure while not requiring excessive fabrication steps.
The foregoing and other advantages and features of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.
REFERENCES:
patent: 4016587 (1977-04-01), De La Moneda
patent: 4072545 (1978-02-01), De La Moneda
patent: 4404732 (1983-09-01), Andrade
patent: 4638347 (1987-01-01), Iyer
patent: 4688314 (1987-08-01), Weinberg et al.
patent: 4998150 (1991-03-01), Rodder et al.
patent: 5079180 (1992-01-01), Rodder et al.
patent: 5198378 (1993-03-01), Rodder et al.
patent: 5213990 (1993-05-01), Rodder
patent: 5243255 (1993-09-01), Iwasaki
patent: 5270232 (1993-12-01), Kimura et al.
patent: 5312768 (1994-05-01), Gonzalez
patent: 5381028 (1995-01-01), Iwasa
patent: 5405795 (1995-04-01), Beyer et al.
patent: 5409853 (1995-04-01), Yu
patent: 5436178 (1995-07-01), Kimura
patent: 5464782 (1995-11-01), Koh
patent: 5496750 (1996-03-01), Moslehi
patent: 5573964 (1996-11-01), Hsu et al.
patent: 5843826 (1998-12-01), Hong
patent: 5872039 (1999-02-01), Imai
patent: 5932913 (1999-08-01), Hsu
Brown Jeffrey S.
Dunn James S.
Holmes Steven J.
Horak David V.
Leidy Robert K.
Eckert II George C.
International Business Machines - Corporation
Lee Eddie
Schmeiser Olsen & Watts
LandOfFree
Transistor having raised source and drain does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor having raised source and drain, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor having raised source and drain will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2908743