Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-11-30
2003-02-04
Jackson, Jerome (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S299000, C438S301000, C438S424000, C438S439000
Reexamination Certificate
active
06514808
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to integrated circuits, and more particularly, to integrated circuits with transistors having high K dielectrics and short gate lengths.
RELATED ART
As dimensions of integrated circuit transistors continue to shrink, gate dielectrics of the transistors have become thinner and shorter as well. The thinner gate dielectrics are generally made from materials known as high K dielectrics because they are made from materials having dielectric constants greater than that of silicon oxide. These high K materials increase the capacitive coupling between the gate of the transistor and the channel. This increased coupling has become necessary because the background well doping in which a transistor is formed has increased. The increase in well doping is due to the need to avoid punch-through between the source and the drain of the transistor. Increased doping of the well caused it to be more difficult to invert the channel between the source and drain. Thus, the result was the need for increased coupling between the gate and the channel in order to achieve the needed inversion.
The gate electrode is not only coupled capacitively to the channel region but also to the source/drain extension regions of the transistor. A high gate-to-channel coupling is desirable, but a high gate-to-extension coupling is not desirable. The thin gate dielectric and its high K characteristic thus result in undesired increased capacitance between the gate and the source/drain extensions. This capacitance is commonly known as Miller capacitance. Miller capacitance has the adverse effect of making the transistor operate more slowly when it is switching. For example, in a digital circuit application, it may be important for the transistor to turn on and off very quickly, so having a transistor with low Miller capacitance is very important.
To reduce Miller capacitance in a transistor having a high K dielectric and short gate length, it may be possible to reduce the overlap between the source/drain extensions and the gate. One technique to do this has been to provide a film around the gate prior to a source-drain implant step. This film acts as spacer to offset the source/drain extension implant from the gate so that with subsequent processing the diffusion of the implant would not extend as far under the gate as had been typical. This additional film also complicates the processing.
Another technique to reduce overlap is to reduce the amount of lateral diffusion of the implant. Lateral diffusion is reduced by decreasing the anneal time and/or temperature. However, decreased anneal time and/or temperature may cause reduced dopant activation. Thus, there is a need for short gate length transistors with reduced Miller capacitance for high speed switching applications.
REFERENCES:
patent: 5372675 (1994-12-01), Wakabayashi et al.
patent: 5679968 (1997-10-01), Smayling et al.
patent: 5773348 (1998-06-01), Wu
patent: 5989967 (1999-11-01), Gardner et al.
patent: 5994747 (1999-11-01), Wu
patent: 6011290 (2000-01-01), Gardner et al.
patent: 6104077 (2000-08-01), Gardner et al.
patent: 6127251 (2000-10-01), Gardener et al.
patent: 6136653 (2000-10-01), Sung et al.
patent: 6136657 (2000-10-01), Yang et al.
patent: 6153477 (2000-11-01), Gardner et al.
patent: 6190996 (2001-02-01), Mouli et al.
patent: 6255165 (2001-07-01), Thuragate et al.
patent: 6297107 (2001-10-01), Paton et al.
patent: 6348390 (2002-02-01), Wu
patent: 6352885 (2002-03-01), Wieczorek et al.
patent: 6423629 (2002-07-01), Ahn et al.
patent: 0276695 (1988-08-01), None
patent: 11-191622 (1999-07-01), None
Hobbs Christopher C.
Samavedam Srikanth B.
Taylor, Jr. William J.
Clingan, Jr. James L.
Hill Daniel D.
Motorola Inc.
Rao Shrinivas H
LandOfFree
Transistor having a high K dielectric and short gate length... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor having a high K dielectric and short gate length..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor having a high K dielectric and short gate length... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3137544