Transistor fabrication employing implantation of dopant into jun

Details Transistor fabrication employing implantation of dopant into jun Transistor fabrication employing implantation of dopant into jun

1997-11-26

2000-05-30

Booth, Richard

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438307, H01L 21336

Patent

active

060690461

ABSTRACT:
A process is provided for fabricating a transistor in which ion implantation of dopant into source/drain junctions is performed prior to defining the sidewall surfaces of a gate conductor. As such, the sidewall surfaces of the gate conductor are not subjected to damaging bombardment by ions. In one embodiment, a masking layer is patterned above a polysilicon layer dielectrically spaced above a semiconductor substrate. A S/D implant self-aligned to the sidewall surfaces of the masking layer is performed. Portions of the masking layer are removed to reduce the width of the masking layer and to form more closely spaced sidewalls. An LDD implant self-aligned to the new sidewalls of the masking layer is performed. Thereafter, the polysilicon layer is etched to define a gate conductor above and between LDD areas disposed within the substrate. In another embodiment, a sacrificial layer is patterned above a polysilicon layer dielectrically spaced above a semiconductor substrate. A S/D implant self-aligned to the sidewall surfaces of the sacrificial layer and an LDD implant self-aligned to exposed lateral edges of sidewall spacers arranged upon the sidewall surfaces of the sacrificial layer are performed. The polysilicon layer is then etched to define a gate conductor above and between LDD areas arranged within the substrate.

REFERENCES:
patent: 3997367 (1976-12-01), Yau
patent: 4601779 (1986-07-01), Abernathey et al.
patent: 4663827 (1987-05-01), Nakahara
patent: 4774197 (1988-09-01), Haddad et al.
patent: 4837180 (1989-06-01), Chao
patent: 5272100 (1993-12-01), Satoh et al.
patent: 5431770 (1995-07-01), Lee et al.
patent: 5567638 (1996-10-01), Lin et al.
patent: 5604138 (1997-02-01), Lee et al.
patent: 5753557 (1998-05-01), Tseng
patent: 5789300 (1998-08-01), Fulford, Jr.
patent: 5869378 (1999-02-01), Michael

Affiliated with

Also associated with

Rating

Transistor fabrication employing implantation of dopant into jun does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transistor fabrication employing implantation of dopant into jun, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor fabrication employing implantation of dopant into jun will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1909615