Electrical computers and digital data processing systems: input/ – Intrasystem connection
Patent
1998-09-25
2000-06-06
Ray, Gopal C.
Electrical computers and digital data processing systems: input/
Intrasystem connection
39550005, 39550034, 710128, 713401, G06F 1700, G06F 1100, G01R 3100
Patent
active
06073194&
ABSTRACT:
A system and method for detecting timing-related functional problems in an HDL design of a computer system component are disclosed. A simulated model of the HDL design is supplied with a reference signal through a simulated bus. A bus transaction signal is then applied to the simulated model through the same or different simulated bus. The delay between the bus transaction signal and the reference signal is then varied over a range of values, and the simulated model's response to the bus transaction signal for each such delay value is received and analyzed by a transaction checker stored in the computer system memory. The duration of the bus transaction signal may also be varied. This methodology allows conversion of system waveform relationships, which could be observed on a physical system incorporating a manufactured version of the computer system component under test, into simulation waveforms with the same relative relationship. Problems that were once found only after the device was manufactured can now be detected prior to the manufacturing stage.
REFERENCES:
patent: 4715035 (1987-12-01), Boehner
patent: 5408637 (1995-04-01), Shimizu
patent: 5715433 (1998-02-01), Raghavan et al.
patent: 5815688 (1998-09-01), Averill
patent: 5905883 (1999-05-01), Kasuya
patent: 5953519 (1999-09-01), Fura
Advanced Micro Devices , Inc.
Kivlin B. Noel
Ray Gopal C.
LandOfFree
Transaction based windowing methodology for pre-silicon verifica does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transaction based windowing methodology for pre-silicon verifica, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transaction based windowing methodology for pre-silicon verifica will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2223737