Tracking circuit for a memory device

Details Tracking circuit for a memory device Tracking circuit for a memory device

2007-05-08

2007-05-08

Dinh, Son (Department: 2824)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S190000, C365S194000

Reexamination Certificate

active

11172873

ABSTRACT:
A memory device includes a memory array, an I/O circuit for accessing the memory array, and a tracking circuit. The tracking circuit includes a dummy bit line, a first tracking cell including a first NMOS transistor, the first tracking cell being coupled to receive a control signal and also coupled to the dummy bit line through the first NMOS transistor, and a second tracking cell including a second NMOS transistor, the second tracking cell being coupled to receive the control signal and also coupled to the dummy bit line through the second NMOS transistor, a gate of the second NMOS transistor being coupled to the dummy bit line. The memory device also includes a control circuit coupled to the dummy bit line for generating a clock signal for the I/O circuit.

REFERENCES:
patent: 5020031 (1991-05-01), Miyatake
patent: 5027320 (1991-06-01), Pathak et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5586077 (1996-12-01), Olivo et al.
patent: 5627779 (1997-05-01), Odake et al.
patent: 5633832 (1997-05-01), Patel et al.
patent: 5657277 (1997-08-01), Shirley
patent: 5694356 (1997-12-01), Wong et al.
patent: 5694367 (1997-12-01), Toyoshima et al.
patent: 5805507 (1998-09-01), Hull et al.
patent: 5867449 (1999-02-01), Casper
patent: 5936905 (1999-08-01), Proebsting
patent: 6208575 (2001-03-01), Proebsting
patent: 6240030 (2001-05-01), Kang et al.
patent: 6373753 (2002-04-01), Proebsting
Lee et al., “Control Logic and Cell Design for a 4K NVRAM”, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 525-532.
Childs et al., “An 18 ns 4K X 4 CMOS SRAM”, IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, Oct. 1984, pp. 545-551.
Chappell et al., “Stability and SER Analysis of Static RAM Cells”, IEEE Journal of Solid-State Circuits, vol. SC-20, No. 1, Feb. 1985, pp. 383-390.
Wong et al., “Novel Circuit Techniques for Zero-Power 25-ns CMOS Erasable Programmable Logic Devices (EPLS's)”, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 766-744.
Amrutur et al., “A Replica Technique for Wordline and Sense Control in Low-Power SRAM's”, IEEE Journal of Solid-State Circuits, vol. 33, No. 8, Aug. 1998, pp. 1208-1219.
Modelli et al., “Basic Feasibility Constraints for Multilevel CHE-Programmed Flash Memories”, IEEE Transactions on Electron Devices, vol. 48, No. 9, Sep. 2001, pp. 2032-2042.
Chang et al., “Supply and Substrate Noise Tolerance Using Dynamic Tracking Clusters in Configurable Memory Designs”, Proceedings of the 5thInternational Symposium on Quality Electronic Design, 2004, pp. 297-302.

Affiliated with

Also associated with

Rating

Tracking circuit for a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tracking circuit for a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tracking circuit for a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3803515