Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2006-02-07
2006-02-07
Treat, William M. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C714S045000
Reexamination Certificate
active
06996704
ABSTRACT:
A branching source address in an absolute address representation and a branching destination address in a relative address representation are captured from a CPU so that the branching source address and the branching destination address are output tot he trace bus.
REFERENCES:
patent: 5574937 (1996-11-01), Narain
patent: 5625785 (1997-04-01), Miura et al.
patent: 5933626 (1999-08-01), Mahalingaiah et al.
patent: 6154857 (2000-11-01), Mann
patent: 6463551 (2002-10-01), Kanzaki et al.
patent: 6523136 (2003-02-01), Higashida
patent: 6594782 (2003-07-01), Tagawa
patent: 6615370 (2003-09-01), Edwards et al.
patent: 3-240839 (1991-10-01), None
patent: 3-266140 (1991-11-01), None
patent: 5-197549 (1993-08-01), None
“Logic Interface to Allow High Performance Event Tracing With Low Performance Monitoring Devices”, IBM Technical Disclosure Bulletin, vol. 29, No. 5, p. 2076-2079, Oct. 1986.
Buchanan & Ingersoll PC
Renesas Technology Corp.
Treat William M.
LandOfFree
Trace control circuit adapted for high-speed microcomputer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trace control circuit adapted for high-speed microcomputer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trace control circuit adapted for high-speed microcomputer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3642672