Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Patent
1998-03-18
1999-09-14
Guay, John
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
324691, 324765, H01L 2358, G01R 3102
Patent
active
059526742
ABSTRACT:
An integrated circuit wafer topography monitor is disclosed for sensing mis-processing in the fabrication of integrated circuits. In particular, the monitor senses unacceptable variations in layer planarity resulting from over polishing, over etching, scratches and mishandling. The topography monitor may be placed within the chip active area, the chip kerf area or in unutilized areas of the wafer such as a partial chip site. The monitor is formed when, first a conformal insulator is deposited over the topography of interest. Then, runs of wire are formed in the conformal insulator by a damascene or similar process. The wire runs are formed directly above the topography of interest. A puddle of metal is formed corresponding to any unacceptably non-planar topography. The puddle electrically couples the wires together. This effects a change in the metal runs which may be sensed as an electrical short or change in resistance. The topography of interest is manipulated by design to be representative of corresponding pattern factors found in the active chip area. This then allows the electrically sensed puddles to be indicative of mis-processing to be found in the active chip area.
REFERENCES:
patent: 4819038 (1989-04-01), Alt
patent: 4835466 (1989-05-01), Maly et al.
patent: 4918377 (1990-04-01), Buehler et al.
patent: 4933635 (1990-06-01), Deutsch et al.
patent: 5051690 (1991-09-01), Maly et al.
patent: 5264377 (1993-11-01), Chesire et al.
patent: 5448179 (1995-09-01), Burns
patent: 5532600 (1996-07-01), Hoshino
patent: 5543633 (1996-08-01), Losavio et al.
patent: 5561367 (1996-10-01), Goettling et al.
patent: 5615216 (1997-03-01), Saeki
patent: 5640099 (1997-06-01), Sanada
patent: 5723874 (1998-03-01), Baker et al.
patent: 5801394 (1998-09-01), Isobe
"Addressable Defect Monitor Design Utilizing Photo-Emitting Faults Location" IBM Technical Disclosure Bulletin, V. 30, No. 4, Sep. 1987, pp. 1735-1737.
Biery Glenn A.
Edelstein Daniel C.
Anderson Jay H.
Guay John
International Business Machines - Corporation
Mortinger Alison D.
LandOfFree
Topography monitor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Topography monitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Topography monitor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1512301