Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-03-04
2001-06-12
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C703S013000
Reexamination Certificate
active
06247155
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to the testing of integrated circuits. More specifically, in one embodiment, the invention provides an improved computer simulation model of an integrated circuit testing system.
With the high level of complexity of modern integrated circuits, it is becoming increasingly difficult to test integrated circuits to ensure that they were manufactured with no defects. Typically, a device under test (“DUT”) is tested by applying predetermined test waveform patterns its input pins. A tester generates the waveforms and monitors the DUT's output pins to ensure that the device operates as expected.
Often, the waveform patterns needed to adequately test the DUT are complex. Consequently, long lead times are needed to generate the waveform patterns and determine what results to expect on the output. Waiting for the first device to be manufactured for the waveform patterns and expected results to be tested is inefficient and costly.
To overcome this inefficiency, manufacturers have created software simulation models of the DUT and the tester to verify the accuracy of the waveforms before having physical parts available on which to test them. The waveforms may be applied to the software models, and the engineer can experiment and work the bugs out of the testing package before applying the waveforms to a physical device. This decreases the time it takes to perform the tests after manufacture of the devices, and prevents damage to the physical device by ensuring that the tester does not drive signals inappropriately.
Because of design considerations, a purchaser of an integrated circuit will sometimes prefer a package which has a fewer number of physical pins than are provided in a standard integrated circuit package. However, for ease of manufacturing, creating a different die for each of these customers may not be desirable for the manufacturer. Instead, the manufacturer often uses a common die, but places it in a package with fewer physical pins. Consequently, only a portion of the pads on the die are connected to a package pin. A fully-bonded package is one in which all pads on the die are connected to a package pin. A downbond is one in which only a subset of the pads are connected to a package pin.
In the past, these downbonds created a problem for the computer models used in the simulation of the devices. When a downbond was to be tested, a person running the test had to manually define which pins of the DUT model to connect to which pins of the tester. Therefore, each time a different downbond was tested, different connection had to be determined and waveform patterns had to be adjusted to correspond with the pin configuration of the new downbond. This method introduced the possibility of error, and was very time-consuming.
Accordingly, an improved method for simulating a device under test is desirable.
SUMMARY OF THE INVENTION
The present invention provides an improved method for simulating the testing of an integrated circuit. A computer model of a particular device under test (“DUT”) is provided as is known in the art. A database containing a pin map correlating test parameters such as waveform patterns to the particular DUT is created. The test parameters are selectively applied to the DUT based upon the pin map in the database.
In an embodiment of the present invention, the method comprises the steps of: (1) providing a computer model of the DUT with a plurality of model pins corresponding to physical pins of the DUT; (2) creating a database with a p in map of desired connections between the DUT model pins and pins of the tester; (3) accessing the database; and (4) coupling the DUT model pins to the tester pins in accordance with the pin map.
Also provided, is a method of translating signals of a tester to signals recognizable by a DUT model, and a method of translating signals of a DUT model to signals recognizable by a tester. This is desirable since existing models have been incompatible in the past.
The present invention also provides a method of transferring additional information between the DUT and the tester by use of shadow connections. Shadow connections are made between the DUT and the tester according to the pin map of the database. Through these shadow connections, additional information may be obtained from the computer model that is not available form a physical tester.
A further understanding of the nature and advantages of the inventions presented herein may be realized by reference to the remaining portions of the specification and the attached drawings.
REFERENCES:
patent: 4871930 (1989-10-01), Wong et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5311122 (1994-05-01), Fullerton et al.
patent: 5371748 (1994-12-01), Saw et al.
patent: 5923567 (1999-07-01), Simunic et al.
patent: B1 4617479 (1993-09-01), Hartmann et al.
Xilinx Corp., “Xilinx Development Systems,” The Programmable Logic Data Book, Third Edition, 1994, pp. 7-1 to 7-38.
Altera Corp., “MAX + PLUS II Programmable Logic Development System and Software,” in Altera Data Book 1996, pp. 531-547.
Altera Corp., “EDA Software Support,” in Altera Data Book 1996, pp. 577-588.
Altera Corporation
Chase Shelly A.
De'cady Albert
Townsend and Townsend / and Crew LLP
LandOfFree
Tool to reconfigure pin connections between a DUT and a tester does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tool to reconfigure pin connections between a DUT and a tester, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tool to reconfigure pin connections between a DUT and a tester will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2539323