Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1996-12-23
2000-03-21
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711133, 711134, 711146, G06F 1212
Patent
active
060413905
ABSTRACT:
A mechanism for cache-line replacement within a cache memory having redundant cache lines is disclosed. In accordance with a preferred embodiment of the present invention, the mechanism comprises a token, a multiple of token registers, multiple allocation-indicating circuits, multiple bypass circuits, and a circuit for replacing a cache line within the cache memory in response to a location of the token. Incidentally, the token is utilized to indicate a candidate cache line for cache-line replacement. The token registers are connected in a ring configuration, and each of the token registers is associated with a cache line of the cache memory, including all redundant cache lines. Normally, one of these token registers contains the token. Each token register has an allocation-indicating circuit. An allocation-indicating circuit is utilized to indicate whether or not an allocation procedure is in progress at the cache line with which the allocation-indicating circuit is associated. Each token register also has a bypass circuit. A bypass circuit is utilized to transfer the token from one token register to an adjacent token circuit in response to an indication from the associated allocation-indicating circuit.
REFERENCES:
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5155825 (1992-10-01), Moughanni et al.
patent: 5410697 (1995-04-01), Baird et al.
patent: 5553254 (1996-09-01), Berstis et al.
patent: 5611074 (1997-03-01), Kantz et al.
Liu Peichun Peter
Singh Rajinder Paul
Tung Shih-Hsiung Steve
Dillon Andrew J.
England Anthony V. S.
International Business Machines - Corporation
Ng Anthony P.
Peikari B. James
LandOfFree
Token mechanism for cache-line replacement within a cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Token mechanism for cache-line replacement within a cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Token mechanism for cache-line replacement within a cache memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-738754