Timing constraint generator

Details Timing constraint generator Timing constraint generator

2006-06-13

2006-06-13

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07062736

ABSTRACT:
A method for generating a plurality of timing constraints for a circuit design is disclosed. The method generally includes the steps of (A) identifying a plurality of clock signals by analyzing the circuit design, (B) determining a plurality of relationships among the clock signals and (C) generating the timing constraints for the circuit design in response to the clock signals and the relationships.

REFERENCES:
patent: 5644498 (1997-07-01), Joly et al.
patent: 5825658 (1998-10-01), Ginetti et al.
patent: 5864487 (1999-01-01), Merryman et al.
patent: 5956256 (1999-09-01), Rezek et al.
patent: 2003/0009734 (2003-01-01), Burks et al.
patent: 2003/0014724 (2003-01-01), Kojima et al.
patent: 2004/0025129 (2004-02-01), Batchelor
patent: 2004/0230933 (2004-11-01), Weaver et al.

Affiliated with

Also associated with

Rating

Timing constraint generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing constraint generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing constraint generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3672096