Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2005-12-07
2008-08-19
Tran, Anh Q (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S032000, C326S033000
Reexamination Certificate
active
07414426
ABSTRACT:
Embodiments of the invention are generally directed to systems, methods, and apparatuses for time-multiplexed dynamic on-die termination. In an embodiment, an integrated circuit receives, during a first clock, an on-die termination (ODT) activation signal at its ODT pin. The integrated circuit also receives, during a second clock, an ODT value selection signal on its ODT pin. In an embodiment, the integrated circuit prevents a reset of the state of the ODT activation signal for a predetermined period of time to enable the multiplexing of signals on the ODT pin. Other embodiments are described and claimed.
REFERENCES:
patent: 6020760 (2000-02-01), Sample et al.
patent: 6642740 (2003-11-01), Kim et al.
patent: 6762620 (2004-07-01), Jang et al.
patent: 6894946 (2005-05-01), Jang
patent: 2003/0042573 (2003-03-01), Fan et al.
patent: 2003/0126338 (2003-07-01), Dodd et al.
patent: 2003/0218477 (2003-11-01), Seong-Jin et al.
patent: 2005/0040845 (2005-02-01), Youn-Sik
patent: 2005/0154943 (2005-07-01), Alexander et al.
patent: 2006/0158214 (2006-07-01), Janzen et al.
patent: 2007/0046308 (2007-03-01), Baker et al.
patent: 4305822 (2004-09-01), None
patent: 1691297 (2006-08-01), None
Micron, The Future of Memory: Graphics DDR3 SDRAM Functionality, Designline vol. 11 issue 4, 8 pages.
Micron, Graphics DDR3 On-Die Termination and Thermal Considerations, Designline vol. 12, issue 1, 8 pages.
Micron, DDR2 Offers New Features and Functionality, Designline vol. 12, issue 2, 16 pages.
U.S. Appl. No. 11/171,625; Inventor: Hsien-Pao Yang; filed Jun. 30, 2005.
PCT Search Report dated May 3, 2007.
Office Action dated May 2, 2007 for corresponding U.S. Appl. No. 11/296,950, filed Dec. 7, 2005, to Cox et al.
Cox Christopher
Vergis George
Intel Corporation
Pedigo Philip A.
Tran Anh Q
LandOfFree
Time multiplexed dynamic on-die termination does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Time multiplexed dynamic on-die termination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time multiplexed dynamic on-die termination will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4011719