Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-05-03
2005-05-03
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C326S039000
Reexamination Certificate
active
06888375
ABSTRACT:
An apparatus includes a field-programmable gate array (FPGA). The FPGA includes a first FPGA tile, and the first FPGA tile includes a plurality of functional groups (FGs), a third set of routing conductors, in addition to a first set of routing conductors and a second set of routing conductors and a plurality of interface groups (IGs). The plurality of FGs are arranged in rows and columns with each of the FGs being configured to receive tertiary input signals as well as regular input signals, perform a logic operation, and generate regular output signals. The third set of routing conductors is coupled to the first set of output ports of the FGs and configured to receive signals, route signals within the first FPGA tile, and provide input signals to the third set of input ports of the FGs. The plurality of IGs surround the plurality of FGs such that one IG is positioned at each end of each row and column. Each of the IGs is coupled to the third set of routing conductors and configured to transfer signals from the third set of routing conductors to outside of the first FPGA tile.
REFERENCES:
patent: 5469003 (1995-11-01), Kean
patent: 5483178 (1996-01-01), Costello et al.
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5491353 (1996-02-01), Kean
patent: 5504439 (1996-04-01), Tavana
patent: 5521529 (1996-05-01), Agrawal et al.
patent: 5528176 (1996-06-01), Kean
patent: 5537057 (1996-07-01), Leong et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5570041 (1996-10-01), El-Avat et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5606266 (1997-02-01), Pedersen
patent: 5606267 (1997-02-01), El Ayat et al.
patent: 5614840 (1997-03-01), McClintock et al.
patent: 5617042 (1997-04-01), Agrawal
patent: 5621650 (1997-04-01), Agrawal et al.
patent: 5644496 (1997-07-01), Agrawal et al.
patent: 5668771 (1997-09-01), Cliff et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5761099 (1998-06-01), Pedersen
patent: 5764583 (1998-06-01), Cliff et al.
patent: 5809281 (1998-09-01), Steele et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5828229 (1998-10-01), Cliff et al.
patent: 5880598 (1999-03-01), Duong
patent: 5977793 (1999-11-01), Reddy et al.
patent: 5990702 (1999-11-01), Agrawal et al.
patent: 6020755 (2000-02-01), Andrews et al.
patent: 6034544 (2000-03-01), Agrawal et al.
patent: 6084429 (2000-07-01), Trimberger
patent: 6091263 (2000-07-01), New et al.
patent: 6181162 (2001-01-01), Lytle et al.
patent: 6211697 (2001-04-01), Lien et al.
patent: 6476636 (2002-11-01), Lien et al.
patent: 6700404 (2004-03-01), Feng et al.
patent: 0 415 542 (1991-03-01), None
patent: 0 415 542 (1991-03-01), None
Feng Sheng
Huang Eddy C.
Liao Naihui
Lien Jung-Cheun
Liu Tong
Actel Corporation
Sierra Patent Group Ltd.
Tan Vibol
LandOfFree
Tileable field-programmable gate array architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tileable field-programmable gate array architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tileable field-programmable gate array architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3422427