Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-10-25
2002-11-19
Loke, Steven (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S348000, C257S350000, C257S706000
Reexamination Certificate
active
06483147
ABSTRACT:
TECHNICAL FIELD
The present invention generally relates to improved Silicon-on-Insulator devices. More particularly, the present invention relates to methods for removing heat from the device layer of Silicon-on-Insulator devices and devices having such characteristics.
BACKGROUND ART
Silicon-on-Insulator (SOI) technology is of growing importance in the field of integrated circuits. SOI technology involves forming transistors in a relatively thin layer of semiconductor material overlying a layer of insulating material. More particularly, SOI technology is characterized by the formation of a thin silicon layer (device region) for formation of the active devices over an insulating layer, such as an oxide, which is in turn formed over a substrate. Transistor sources and drains are formed, for example, by implantations into the silicon layer while transistor gates are formed by forming a patterned oxide and conductor layer structure.
Such structures provide a significant gain in performance by having lower parasitic capacitance (due to the insulator layer) and increased drain current due to floating body charging effects (since no connection is made to the channel region and charging of the floating body provides access towards a majority of carriers which dynamically lower the threshold voltage, resulting in increased drain current). Devices, such as metal oxide silicon field effect transistors (MOSFET), have a number of advantages when formed on SOI wafers versus bulk silicon MOS transistors. These advantages include: reduced source/drain capacitance and hence improved speed performance at higher-operating frequencies; reduced N
+
to P
+
spacing and hence higher packing density due to ease of isolation; absence of latch-up; lower voltage applications; and higher “soft error” upset immunity (i.e., the immunity to the effects of alpha particle strikes).
Although there are significant advantages associated with SOI technology, there are significant disadvantages as well. For example, poor heat removal from devices on an SOI substrate is a significant disadvantage. Electrical devices generate heat, and the inability to remove or dissipate the heat results in poor and/or inconsistent performance of the electrical devices, or even in some instances device and/or substrate degradation.
There is poor heat removal for devices on SOI substrates primarily because of the oxide insulation layer. More specifically, the oxide insulation layer has a markedly lower thermal conductivity than the thermal conductivity of conventional bulk silicon (typically used as semiconductor substrates), which typically surrounds semiconductor devices. For example, the thermal conductivity of silicon dioxide is about 1.4 W/m° C. while the thermal conductivity of conventional bulk silicon is about 150 W/m° C. As a result, the buried oxide layer undesirably insulates thermally the device region in SOI substrates.
In view of the aforementioned disadvantages, there is a need for SOI devices of improved quality, particularly SOI devices having improved heat removal characteristics, and more efficient methods of making such SOI devices.
SUMMARY OF THE INVENTION
As a result of the present invention, an SOI substrate having improved heat removal characteristics (from the device layer) is provided. By forming an SOI substrate according to the present invention, improved performance of devices subsequently formed on the SOI substrate is facilitated. Moreover, forming an SOI substrate in accordance with the present invention does not degrade or deleteriously effect the advantageous properties and characteristics commonly associated with SOI technology (improved speed performance at higher-operating frequencies, higher packing density, absence of latch-up, lower voltage applications, and higher “soft error” upset immunity).
In one embodiment, the present invention relates to a method of facilitating heat removal from a device layer of a silicon-on-insulator substrate comprising bulk silicon, an insulation layer over the bulk silicon, and a silicon device layer over the insulation layer involving forming at least one conductive plug comprising a conductive material within the bulk silicon and the insulation layer so as to contact the silicon device layer.
In another embodiment, the present invention relates to a method of forming a silicon-on-insulator substrate involving providing a first silicon substrate comprising a first silicon layer; forming a first insulation layer over the first silicon layer to provide a first structure; providing a second structure comprising a second silicon layer and a second insulation layer; bonding the first structure and the second structure together so that the first insulation layer is adjacent the second insulation layer; removing a portion of the second silicon layer; forming a contact hole in the first silicon layer, the first insulation layer, and the second insulation layer so as to contact the second silicon layer using an anisotropic etch; and depositing a conductive material in the contact hole.
In yet another embodiment, the present invention relates to a silicon-on-insulator structure, made of a silicon substrate layer; an insulation layer over the silicon substrate layer; a silicon device layer comprising silicon over the insulation layer; a conductive plug through the silicon substrate layer and the insulation layer contacting the silicon device layer; and a heat generating structure on the silicon device layer at least partially overlapping the conductive plug.
REFERENCES:
patent: 5234535 (1993-08-01), Beyer et al.
patent: 5278077 (1994-01-01), Nakato
patent: 5308594 (1994-05-01), Chen
patent: 5463241 (1995-10-01), Kubo
patent: 5488004 (1996-01-01), Yang
patent: 5511428 (1996-04-01), Goldberg et al.
patent: 5567629 (1996-10-01), Kubo
patent: 5770881 (1998-06-01), Pelella et al.
patent: 5780900 (1998-07-01), Suzuki et al.
patent: 5869867 (1999-02-01), Takeuchi
patent: 5889306 (1999-03-01), Christensen et al.
patent: 5945712 (1999-08-01), Kim
patent: 6002154 (1999-12-01), Fujita
patent: 6121659 (2000-09-01), Christensen et al.
patent: 6190985 (2001-02-01), Buynoski
Advanced Micro Devices , Inc.
Amin & Turocy LLP
Hu Shouxiang
Loke Steven
LandOfFree
Through wafer backside contact to improve SOI heat dissipation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Through wafer backside contact to improve SOI heat dissipation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Through wafer backside contact to improve SOI heat dissipation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2973097