Through-chip via interconnects for stacked integrated...

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S774000

Reexamination Certificate

active

07911066

ABSTRACT:
A stacked IC structure has an integrated circuit (IC) having a front IC side, a back IC side, and a first conductive feature formed on the front IC side. A through-chip via connects to the first conductive feature on the front IC side. A substrate has an external circuit formed on a front surface. The IC attaches to the front surface of the substrate and the through-chip via forms a connection between the first conductive feature and the external circuit.

REFERENCES:
patent: 5640051 (1997-06-01), Tomura et al.
patent: 6222276 (2001-04-01), Bertin et al.
patent: 6365975 (2002-04-01), DiStefano et al.
patent: 2001/0001292 (2001-05-01), Bertin et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Through-chip via interconnects for stacked integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Through-chip via interconnects for stacked integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Through-chip via interconnects for stacked integrated... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2741320

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.