Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-06-17
2008-06-17
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S173000, C438S508000
Reexamination Certificate
active
07387937
ABSTRACT:
A fin-type field effect transistor has an insulator layer above a substrate and a fin extending above the insulator layer. The fin has a channel region, and source and drain regions. A gate conductor is positioned over the channel region. The insulator layer includes a heat dissipating structural feature adjacent the fin, and a portion of the gate conductor contacts the heat dissipating structural feature. The heat dissipating structural feature can comprise a recess within the insulator layer or a thermal conductor extending through the insulator layer.
REFERENCES:
patent: 6642090 (2003-11-01), Fried et al.
patent: 6664582 (2003-12-01), Fried et al.
patent: 6885055 (2005-04-01), Lee
patent: 2003/0102497 (2003-06-01), Fried et al.
patent: 2003/0178670 (2003-09-01), Fried et al.
patent: 2003/0193058 (2003-10-01), Fried et al.
patent: 2003/0197194 (2003-10-01), Fried et al.
patent: 2004/0150029 (2004-08-01), Lee
patent: 2005/0242395 (2005-11-01), Chen et al.
Anderson Brent A.
Clark, Jr. William F.
Nowak Edward J.
Rankin Jed H.
Gibb & Rahman, LLC
International Business Machines - Corporation
Le Dung A.
Sabo, Esq. William D.
LandOfFree
Thermal dissipation structures for FinFETs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thermal dissipation structures for FinFETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thermal dissipation structures for FinFETs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2810077