Testing of integrated circuit devices

Details Testing of integrated circuit devices Testing of integrated circuit devices

2001-09-28

2004-06-22

Tu, Christine T. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S718000, C714S819000, C713S401000

Reexamination Certificate

active

06754866

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to electrical devices and, more particularly, to the testing of integrated circuit devices.
2. Related Art
Semiconductor or integrated circuit devices have continually evolved to provide improvements such as miniaturization, reduced power consumption, reduced cost, and increased speed. One consequence of the rapidly increasing speed (e.g., increasing data rate) of semiconductor devices is that adequate testing of the semiconductor devices becomes difficult and expensive. For example, integrated circuits now routinely operate at data rates above 100 MHz. For testing purposes, such data rates may require expensive, specialized automated test equipment.
When data rates reach or exceed 400 MHz, current commercially available automated test equipment may fail to detect the data with sufficient accuracy in order to perform the desired testing. In particular, during testing, signal parameters such as voltage, current, and timing or skew must be precisely controlled and monitored, for example, using currently employed techniques and systems, such as special load boards and handler designs. As data rates continue to increase, these currently employed techniques and systems, taken alone, will not be adequate to perform high-speed testing. As a result, there is a need for improved methods and techniques for testing integrated circuit devices.
BRIEF SUMMARY OF THE INVENTION
In accordance with some embodiments of the present invention, circuitry is provided that latches and extends each cycle of integrated circuit test data for multiple cycles (i.e., n cycles). A low-frequency integrated circuit tester can then accurately detect the test data at a fraction of the data rate or data transfer speed of the integrated circuit (e.g., the data rate multiplied by 1
). To eliminate the increased test time resulting from the reduced data rate, the test data may also be compressed.
In accordance with one embodiment of the present invention, an integrated circuit device includes a data buffer, coupled to an external connector, providing a data signal on the external connector. A test buffer, coupled to the data buffer, receives the data signal and provides a testing output signal to a delay circuit. The delay circuit receives the testing output signal at a first clock rate internal to the integrated circuit device and compares test data in the testing output signal to expected test signal values. The delay circuit provides a result to an external connector at a second clock rate that is slower than the first clock rate.
In accordance with another embodiment of the present invention, a method of testing an integrated circuit device includes receiving test data at a first clock rate internal to the integrated circuit device and comparing the received test data to expected test data values. The method further includes staggering the comparison of the test data to the expected test data values and providing an output signal to external integrated circuit test equipment at a second clock rate that is slower than the first clock rate. The output signal indicates a result of the comparison.
In accordance with another embodiment, an integrated circuit device system includes a first integrated circuit device to be tested that outputs test data at a first clock rate internal to the first integrated circuit device. The system further includes a second integrated circuit device connected to the first integrated circuit device and that receives the test data from the first integrated circuit device and provides a result in response to the test data at a second clock rate that is slower than the first clock rate.
In various embodiments of the invention, circuitry and methods are provided for receiving test result data which is generated at the speed of the normal operational clock signal of the integrated circuit device, and outputting a compressed form of the test result data at the speed of a second clock signal which is slower than the normal operational clock signal. Accordingly, the integrated circuit device can be tested with test equipment that operates at a speed which is slower than the frequency of the normal operational clock signal of the device.


REFERENCES:
patent: 4773028 (1988-09-01), Tallman
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5457400 (1995-10-01), Ahmad et al.
patent: 5479105 (1995-12-01), Kim et al.
patent: 5523697 (1996-06-01), Farnworth et al.
patent: 5619461 (1997-04-01), Roohparvar
patent: 5657284 (1997-08-01), Beffa
patent: 5677885 (1997-10-01), Roohparvar
patent: 5751015 (1998-05-01), Corbett et al.
patent: 5751987 (1998-05-01), Mahant-Shetti et al.
patent: 5801452 (1998-09-01), Farnworth et al.
patent: 5805609 (1998-09-01), Mote, Jr.
patent: 5807762 (1998-09-01), Akram et al.
patent: 5825697 (1998-10-01), Gilliam et al.
patent: 5825782 (1998-10-01), Roohparvar
patent: 5923600 (1999-07-01), Momohara
patent: 5925142 (1999-07-01), Raad et al.
patent: 5936260 (1999-08-01), Corbett et al.
patent: 5959310 (1999-09-01), Akram et al.
patent: 5966388 (1999-10-01), Wright et al.
patent: 6026039 (2000-02-01), Kim et al.
patent: 6047393 (2000-04-01), Yamada
patent: 6072326 (2000-06-01), Akram et al.
patent: 6087676 (2000-07-01), Akram et al.
patent: 6104658 (2000-08-01), Lu
patent: 6137167 (2000-10-01), Ahn et al.
patent: 6154860 (2000-11-01), Wright et al.
patent: 6157046 (2000-12-01), Corbett et al.
patent: 6188232 (2001-02-01), Akram et al.
patent: 6194738 (2001-02-01), Debenham et al.
patent: 6208157 (2001-03-01), Akram et al.
patent: 6216241 (2001-04-01), Fenstermaker et al.
patent: 6243839 (2001-06-01), Roohparvar
patent: 6243840 (2001-06-01), Raad et al.
patent: 6263463 (2001-07-01), Hashimoto
patent: 6274937 (2001-08-01), Ahn et al.
patent: 6286115 (2001-09-01), Stubbs
patent: 6294839 (2001-09-01), Mess et al.
patent: 6298001 (2001-10-01), Lee et al.
patent: 6300782 (2001-10-01), Hembree et al.
patent: 6310484 (2001-10-01), Akram et al.
patent: 6320201 (2001-11-01), Corbett et al.
patent: RE37611 (2002-03-01), Roohparvar
patent: 6365421 (2002-04-01), Debenham et al.
patent: 6366487 (2002-04-01), Yeom
patent: 6392948 (2002-05-01), Lee
patent: 6395565 (2002-05-01), Akram et al.
patent: 6396291 (2002-05-01), Akram et al.
patent: 6407566 (2002-06-01), Brunelle et al.
patent: 6441479 (2002-08-01), Ahn et al.
patent: 6445625 (2002-09-01), Abedifard
patent: 6483760 (2002-11-01), Kang
patent: 6484279 (2002-11-01), Akram
patent: 6502215 (2002-12-01), Raad et al.
patent: 6507885 (2003-01-01), Lakhani et al.
patent: 6519725 (2003-02-01), Huisman et al.

Affiliated with

Also associated with

Rating

Testing of integrated circuit devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing of integrated circuit devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing of integrated circuit devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3324065