Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-03-08
2011-03-08
Tabone, Jr., John J (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C324S537000, C257S048000, C257S700000, C257S713000, C257S777000
Reexamination Certificate
active
07904770
ABSTRACT:
A method of testing a die having a non-testable circuit, where the non-testable circuit is logically incomplete and forms part of a logically complete multiple tier circuit. The method includes reconfiguring a tier-to-tier input point or tier-to-tier output point associated with a primary path of the non-testable circuit to create a logically complete secondary path for the tier-to-tier point such that the non-testable circuit can be tested. Testable dies and methods of preparing such dies are also provided.
REFERENCES:
patent: 5673276 (1997-09-01), Jarwala
patent: 5857858 (1999-01-01), Gorowitz et al.
patent: 7372130 (2008-05-01), Kikuchi et al.
patent: 7402897 (2008-07-01), Leedy
patent: 7467341 (2008-12-01), Sato
patent: 2003/0079166 (2003-04-01), Vermeulen et al.
patent: 2005/0041482 (2005-02-01), Tomishima
patent: 2006/0220230 (2006-10-01), Tanaka et al.
patent: 2006/0220672 (2006-10-01), Sato
patent: 2007/0035033 (2007-02-01), Ozguz et al.
patent: 2008/0284611 (2008-11-01), Leedy
patent: 2009/0194768 (2009-08-01), Leedy
patent: 2009/0319968 (2009-12-01), Wang et al.
patent: 2009/0321947 (2009-12-01), Pratt
International Search Report-PCT/US2009/056059, International Search Authority-European Patent Office Feb. 9, 2010.
Written Opinion-PCT/US2009/056059, International Search Authority-European Patent Office Feb. 9, 2010
Pauley Nicholas J.
Qualcomm Incorporated
Tabone, Jr. John J
Talpalatsky Sam
Velasco Jonathan T.
LandOfFree
Testing circuit split between tiers of through silicon... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing circuit split between tiers of through silicon..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing circuit split between tiers of through silicon... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2756517