Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-08-23
2011-08-23
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
08006155
ABSTRACT:
A general purpose computational resource is provided for performing general purpose operations of a system. A special purpose computational resource is coupled to the general purpose computational resource. The special purpose computational resource is provided for: storing test patterns, a description of integrated circuitry, and a description of hardware for testing the integrated circuitry; and executing software for simulating an operation of the described hardware's testing of the described integrated circuitry in response to the test patterns.
REFERENCES:
patent: 6782499 (2004-08-01), Osada et al.
patent: 7065726 (2006-06-01), Singhal et al.
patent: 7093143 (2006-08-01), Ito et al.
patent: 7141883 (2006-11-01), Wei et al.
patent: 7161828 (2007-01-01), Cummings et al.
patent: 7178078 (2007-02-01), Hiraide et al.
patent: 7213182 (2007-05-01), Kobayashi
patent: 7315972 (2008-01-01), Bapat
patent: 7561999 (2009-07-01), Iwamoto et al.
patent: 7734973 (2010-06-01), Hiraide et al.
patent: 2004/0158788 (2004-08-01), Kaszynski et al.
patent: 2006/0071691 (2006-04-01), Garlepp
patent: 2008/0221861 (2008-09-01), Yoneda et al.
patent: 2008/0270103 (2008-10-01), Kaszynski et al.
patent: 2008/0288230 (2008-11-01), Fernsler et al.
International Business Machines Corporation, “Method and Means to Execute Verification Testcases/Tasks Using HDL and Achieving Near Emulation Speeds,” Mar. 13, 2006, IP.com, Inc.
U.S. Appl. No. 12/130,675, Image File Wrapper printed Feb. 8, 2011, 2 pages.
“Method and Means to Execute Verification Testcases/Tasks Using HDL and Achieving Near Emulation Speeds”, International Business Machines Corporation, IP.com, Inc., Mar. 13, 2006, 2 pages.
Applicant Initiated Interview Request Form (PTOL 413-A) and Agenda for Telephone Interview faxed to the USPTO on Mar. 22, 2011 for U.S. Appl. No. 12/130,675, 8 pages.
Interview Summary mailed Apr. 11, 2011 for U.S. Appl. No. 12/130,675; 4 pages.
Notice of Allowance mailed May 19, 2011 for U.S. Appl. No. 12/130,675; 15 pages.
Response to Office Action filed with the USPTO on Mar. 31, 2011 for U.S. Appl. No. 12/130,675, 18 pages.
Fernsler Matthew E.
Gloekler Tilman
Gupta Sanjay
Spandikow Christopher J.
Swanson Todd
Britt Cynthia
International Business Machines - Corporation
McMahon Daniel F
Talpis Matthew B.
Tkacs Stephen R.
LandOfFree
Testing an operation of integrated circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing an operation of integrated circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing an operation of integrated circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655920