Test method of integrated circuit devices by using a dual edge c

Details Test method of integrated circuit devices by using a dual edge c Test method of integrated circuit devices by using a dual edge c

1998-06-29

1999-09-28

Nelms, David

Static information storage and retrieval

Read/write circuit

Testing

G11C 700

Patent

active

059599154

ABSTRACT:
A test method can test high speed synchronous memory devices by using a tester having a minimum rate and a minimum clock cycle slower than operating speed of the devices to be tested. The test method transforms a pulse signal generated by the tester to be transformed into a clock signal having a frequency higher than the minimum rate, a test cycle of the test equipment then being determined based on a cycle time of the pulse signal, the operating cycle of the IC devices being determined based on a cycle time of the clock signal, and an input setup time and an input hold time of control signals which are supplied from the tester to the devices are separately measured for every two or more operating cycles of the IC devices.

REFERENCES:
patent: 4672583 (1987-06-01), Nakaizumi
patent: 5659508 (1997-08-01), Lamphier et al.
patent: 5875153 (1999-02-01), Hii et al.
patent: 5883521 (1999-03-01), Nishikawa
patent: 8222228 (1998-10-01), Irrinki et al.

Affiliated with

Also associated with

Rating

Test method of integrated circuit devices by using a dual edge c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test method of integrated circuit devices by using a dual edge c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test method of integrated circuit devices by using a dual edge c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-711331