Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-01-04
2011-01-04
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S732000, C708S495000, C708S530000, C717S124000
Reexamination Certificate
active
07865793
ABSTRACT:
A method of generating a test case from a given test case structure, the method including generating instructions for the given test case structure, propagating predefined results in a backwards manner, randomly generating remaining operands of the test case structure in a forwards manner, and calculating a result for the test case by determining missing input operands and storing these input operands in both the temporary register file and the initial register file, and calculating missing results and storing all results in the temporary register file.
REFERENCES:
patent: 4357703 (1982-11-01), Van Brunt
patent: 5668817 (1997-09-01), Adham
patent: 6883150 (2005-04-01), Soltis et al.
patent: 6886125 (2005-04-01), Mangelsdorf
patent: 7028067 (2006-04-01), Abraham et al.
patent: 2003/0220780 (2003-11-01), Fallah et al.
patent: 2005/0240645 (2005-10-01), Ziv
patent: 2005/0268189 (2005-12-01), Soltis, Jr.
patent: 2006/0206840 (2006-09-01), Iwamura
patent: 2007/0277022 (2007-11-01), Bohizic et al.
Zhong Ming; Xingan Jiang; Jiancong Bai; , “Partheno-Genetic Algorithm for Test Instruction Generation,” Young Computer Scientists, 2008. ICYCS 2008. The 9th International Conference for , vol., no., pp. 1187-1192, Nov. 18-21, 2008 doi: 10.1109/ICYCS.2008.453.
Watanabe, Y.; Salley, B.; Michael, B.; Brokenshire, D.; Meil, G.; Hazim Shafi; Hiraoka, D.; , “An SPU reference model for simulation, random test generation and verification,” Design Automation, 2006. Asia and South Pacific Conference on , vol., no., pp. 7 pp., Jan. 24-27, 2006 doi: 10.1109/ASPDAC.2006.1594794.
Breech, B.; Pollock, L.; Cavazos, J.; , “RUGRAT: Runtime Test Case Generation Using Dynamic Compilers,” Software Reliability Engineering, 2008. ISSRE 2008. 19th International Symposium on , vol., no., pp. 137-146, Nov. 10-14, 2008 doi: 10.1109/ISSRE.2008.28.
Aharoni, Merav. et al., “FPgen—A test Generation Framework for Dispatch Floating-Point Verification”, In Proc. IEEE International High Level Design Validation and Test Workshop 2003 (HLDVT03), 2003.
“IEEE Standard for Binary Floating-Point Arithmetic” 754-1985.
Duale, A.Y., “Decimal Floating-Point in a9: An Implementation and Testing Perspective”, IBM Journal of Research and Development, vol. 51, No. 1-2, 2007, pp. 217-228.
Aharoni, Merav, et al., “Solving Contraints on the Intermediate Result of Decimal Floating-Point Operations”, To appear in Proc. Arith. 18, 2007.
Ziv, Abraham, et al., “Test Generation for the Binary Floating Point Add Operation with Mask-Mask-Mask Constraints”, Theoretical Computer Science, vol. 291-292, 2002, pp. 183-201.
Ziv, Abraham, et al., “Solving Range Constraints for Binary Floating-Point Instructions”, In Proc. Arith. 16, 2003, pp. 158-164.
Aharoni, Merav, et al., “Solving Constraints on the Invisible Bits of the Intermediate Result for Floating-Point Verification” In Proc. Arith. 17, 2005, pp. 76-83.
Letz Stefan
Vielfort Juergen
Weber Kai
Bluestone, Esq. Randall
Britt Cynthia
International Business Machines - Corporation
LandOfFree
Test case generation with backward propagation of predefined... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test case generation with backward propagation of predefined..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test case generation with backward propagation of predefined... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2682210