Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2000-03-29
2003-09-23
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06625768
ABSTRACT:
FIELD
The present invention relates to test bus architecture and more particularly to test bus architecture allowing viewing of a large number of internal signals using a small number of pins.
BACKGROUND
Integrated circuits, particularly ASICs (application specific integrated circuits), have included more and more elements in the past few years. In the past, various test points in the integrated circuits have been routed to the pins of the integrated circuit in order to facilitate testing.
However, due to the inclusion of more and more elements in integrated circuits, it has become impossible to directly connect all of the desired test points to the pins of the integrated circuits due to the limitation as to the physical number of pins available on the integrated circuit.
Accordingly, various techniques have been utilized to multiplex groups of test points so as to make them available for test purposes without requiring a separate pin for each test point. Unfortunately, the multiplexing of test points in the past has required complicated hardware arrangements on the integrated circuit which take up space on the integrated circuit and increase the cost associated with the fabrication of the integrated circuit as well as increasing its complexity.
REFERENCES:
patent: 5054024 (1991-10-01), Whetsel
patent: 5570374 (1996-10-01), Yau et al.
patent: 5936976 (1999-08-01), Story et al.
patent: 6081916 (2000-06-01), Whetsel, Jr.
Burton Tom E.
Collins Brian M.
Gasbarro Dominic J.
Jie Ni
Leitner Brian M.
De'cady Albert
Dooley Matthew C.
Intel Corporation
Steiner Paul E.
LandOfFree
Test bus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test bus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test bus architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3011302