Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-09
2009-10-27
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07610565
ABSTRACT:
A method, system and program product for migrating an integrated circuit (IC) design from a source technology without radical design restrictions (RDR) to a target technology with RDR, are disclosed. Also, a method, system and program product for migrating an integrated circuit design from a source technology without RDR to a target technology with RDR in which space may be reserved for late insertion of a feature and in which migration first occurs in a primary compaction direction having less tolerant ground rules.
REFERENCES:
patent: 5535134 (1996-07-01), Cohn et al.
patent: 5610831 (1997-03-01), Matsumbo
patent: 5745374 (1998-04-01), Matsumoto
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6378113 (2002-04-01), Levitsky et al.
patent: 6567967 (2003-05-01), Greidinger et al.
patent: 6578179 (2003-06-01), Shirotori et al.
patent: 6756242 (2004-06-01), Regan
patent: 6818389 (2004-11-01), Fritze et al.
patent: 6832364 (2004-12-01), Heng et al.
patent: 6901577 (2005-05-01), Kotani et al.
patent: 6925627 (2005-08-01), Longway et al.
patent: 6941528 (2005-09-01), Allen et al.
patent: 6986109 (2006-01-01), Allen et al.
patent: 7007258 (2006-02-01), Li
patent: 7039881 (2006-05-01), Regan
patent: 7096446 (2006-08-01), Karniewicz
patent: 7137092 (2006-11-01), Maeda
patent: 7155689 (2006-12-01), Pierrat et al.
patent: 7257783 (2007-08-01), Allen et al.
patent: 2004/0185351 (2004-09-01), Cote et al.
patent: 2005/0050500 (2005-03-01), Allen et al.
patent: 2005/0251771 (2005-11-01), Robles
patent: 2006/0085773 (2006-04-01), Zhang
patent: 2006/0195809 (2006-08-01), Cohn et al.
Carlson, E.C. et al., “A Scanline Data Structure Processor for VLSI Geometry Checking,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions, vol. 6, Issue 5, Sep. 1987, pp. 780-794.
Chen et al., “Hierarchical Dummy Fill for Process Uniformity,” Jan. 30-Feb. 2, 2001, pp. 139-144, Design Automation Conference, Proceedings of the ASP-DAC 2001, Asia and South Pacific.
Allen Robert J.
Endicott Cam V.
Heng Fook-Luen
Hibbeler Jason D.
McCullen Kevin W.
Chiang Jack
Hoffman Warnick LLC
International Business Machines - Corporation
Kotulak Richard
Tat Binh C
LandOfFree
Technology migration for integrated circuits with radical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technology migration for integrated circuits with radical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technology migration for integrated circuits with radical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4103184