Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-12-18
2007-12-18
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C716S030000
Reexamination Certificate
active
11388728
ABSTRACT:
SEU mitigation, detection, and correction techniques are disclosed. Mitigation techniques include: triple redundancy of a logic path extended the length of the FPGA; triple logic module and feedback redundancy provides redundant voter circuits at redundant logic outputs and voter circuits in feedback loops; enhanced triple device redundancy using three FPGAs is introduced to provide nine instances of the user's logic; critical redundant outputs are wire-ANDed together; redundant dual port RAMs, with one port dedicated to refreshing data; and redundant clock delay locked loops (DLL) are monitored and reset if each DLL does not remain in phase with the majority of the DLLs. Detection techniques include: configuration memory readback wherein a checksum is verified; separate FPGAs perform readbacks of configuration memory of a neighbor FPGA; and an FPGA performs a self-readback of its configuration memory array. Correction techniques include reconfiguration of partial configuration data and “scrubbing” based on anticipated SEUs.
REFERENCES:
patent: 5931959 (1999-08-01), Kwiat
patent: 6104211 (2000-08-01), Alfke
patent: 6108806 (2000-08-01), Abramovici et al.
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6237124 (2001-05-01), Plants
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6560743 (2003-05-01), Plants
patent: 7036059 (2006-04-01), Carmichael et al.
patent: 2001/0032318 (2001-10-01), Yip et al.
patent: 472266 (1992-02-01), None
“An on-line Reconfigurable FPGA Architecture” by Lala et al. This paper appears in: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. Publication Date: 2000 On pp. 275-280 ISBN: 0-7695-0719-0.
Time-Multiplexed Routing Resources for FPGA Design Chih-Chang Lin; Chang, D.; Yu-Liang Wu; Marek-Sadowska, M.; Custom Integrated Circuits Conference, 1996, Proceedings of the IEEE 1996 May 5-8, 1996, pp. 152-155.
A Routability and Performance Driven Technology Mapping Algorithm for LUT Based FPGA Designs Chi-Chou Kao; Yen-Tai Lai; Circuits and Systems, 1999, ISCAS ‘99. Proceedings if the 1999 IEEE International Symposium on vol. 1, May 30 - Jun. 2, 1999, pp. 474-477, vol. 1.
Serial No. 11/389,349, Filed Mar. 24, 2006, Carmichael et al., Entitled “Techniques for Mitigating, Detecting, and Correcting Single Event Upset Effects in Systems Using SRAM-Based Field Programmable Gate Arrays”, Xilinx, Inc., 2100 Logic Drive, San Jose, CA (53 pgs.).
Serial No. 11/388,897, Filed Mar. 24, 2006, Carmichael et al., Entitled “Techniques for Mitigating, Detecting, and Correcting Single Event Upset Effects in Systems Using SRAM-Based Field Programmable Gate Arrays”, Xilinx, Inc., 2100 Logic Drive, San Jose, CA (54 pgs.).
Serial No. 11/388,742, Filed Mar. 24, 2006, Carmichael et al., Entitled “Techniques for Mitigating, Detecting, and Correcting Single Event Upset Effects in Systems Using SRAM-Based Field Programmable Gate Arrays”, Xilinx, Inc. , 2100 Logic Drive, San Jose, CA (52 pgs.).
Brinkley, Jr. Phil Edward
Carmichael Carl H.
Britt Cynthia
Brown Scott R.
Xilinx , Inc.
LandOfFree
Techniques for mitigating, detecting, and correcting single... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for mitigating, detecting, and correcting single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for mitigating, detecting, and correcting single... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3895931