Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-25
2006-04-25
Decady, Albert (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07036059
ABSTRACT:
SEU mitigation, detection, and correction techniques are disclosed. The mitigation techniques include: triple redundancy of a logic path is extended the length of the FPGA to avoid weak points susceptible to SEU effects; triple logic module and feedback redundancy provides redundant hardwired voter circuits at redundant logic outputs and voter circuits in feedback loops to ensure each logic module will receive accurate current state data even if it was upset by an SEU; enhanced triple device redundancy using three FPGAs is introduced, with a fourth device acting as a voting circuit and employing triple logic module and feedback redundancy of the second technique to provide nine instances of the user's logic and ensure complete accuracy in the system; critical redundant outputs are wire-ANDed together to ensure the output is asserted only when the redundant logic modules agree it should be asserted; redundant dual port RAMs are provided, with one port of each RAM dedicated to refreshing data and the remaining port of each RAM being available for use with the user's logic; and redundant clock delay locked loops (DLL) are provided and each DLL is monitored and reset if it does not remain in phase with the majority of the DLLs. The detection techniques include: configuration memory readback wherein a checksum for the expected value is verified; separate FPGAs perform readbacks of configuration memory of a neighbor FPGA; and an FPGA performs a self-readback of its configuration memory array. The correction techniques include reconfiguration of partial configuration data and “scrubbing” based on anticipated rather than actually detected SEUs.
REFERENCES:
patent: 5931959 (1999-08-01), Kwiat
patent: 6104211 (2000-08-01), Alfke
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6237124 (2001-05-01), Plants
patent: 6526559 (2003-02-01), Schiefele et al.
patent: 6560743 (2003-05-01), Plants
patent: 2001/0032318 (2001-10-01), Yip et al.
Brinkley, Jr. Phil Edward
Carmichael Carl H.
Britt Cynthia
Brown Scott R.
De'cady Albert
Liu Justin
Xilinx , Inc.
LandOfFree
Techniques for mitigating, detecting and correcting single... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for mitigating, detecting and correcting single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for mitigating, detecting and correcting single... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3532892