Static information storage and retrieval – Read/write circuit – Precharge
Patent
1998-11-23
2000-06-13
Nelms, David
Static information storage and retrieval
Read/write circuit
Precharge
365205, G11C 700
Patent
active
060757337
ABSTRACT:
A circuit in a memory device and a method for precharging at least one bit line in the memory device. The circuit includes a primary precharger and a secondary precharger in communication with the bit line. The secondary precharger gradually precharges the bit line before the primary precharger precharges the bit line between memory operations.
REFERENCES:
patent: 5367488 (1994-11-01), An
patent: 5418749 (1995-05-01), Suda et al.
patent: 5623446 (1997-04-01), Hisada et al.
patent: 5703814 (1997-12-01), Nishimura et al.
patent: 5706230 (1998-01-01), Lee
patent: 5710738 (1998-01-01), Tai
patent: 5745421 (1998-04-01), Pham et al.
patent: 5757714 (1998-05-01), Choi et al.
patent: 5768199 (1998-06-01), Inoue
patent: 5777934 (1998-07-01), Lee et al.
patent: 5815451 (1998-09-01), Tsuchida
patent: 5850363 (1998-12-01), Jeon
patent: 5886937 (1999-03-01), Jang
patent: 5903503 (1999-05-01), Yamauchi et al.
patent: 5936873 (1999-08-01), Kongetira
patent: 5936905 (1999-08-01), Proebsting
patent: 5973972 (1999-10-01), Kwon et al.
patent: 5978271 (1999-11-01), Sato et al.
patent: 5982688 (1999-11-01), Han
LSI Logic Corporation
Nelms David
Nguyen Hien
LandOfFree
Technique for reducing peak current in memory operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique for reducing peak current in memory operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for reducing peak current in memory operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2074724