Technique for forming recessed sidewall spacers for a...

Details Technique for forming recessed sidewall spacers for a... Technique for forming recessed sidewall spacers for a...

2006-02-28

2006-02-28

Sarkar, Asok Kumar (Department: 2891)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

Reexamination Certificate

active

07005358

ABSTRACT:
In a double-spacer or multi-spacer approach to the formation of sophisticated field effect transistors, an upper sidewall portion of a gate electrode may be effectively exposed during recessing of an outer spacer element, since the outer spacer is substantially comprised of the same material as the liner material. Consequently, the anisotropic etch process for recessing the outer sidewall spacer also efficiently removes liner residues on the upper sidewall portion and provides an increased diffusion path for a refractory metal. Additionally, the lateral extension of the silicide regions on the drain and source area may be increased by correspondingly controlling an isotropic etch process for removing oxide residues.

REFERENCES:
patent: 6017823 (2000-01-01), Shishiguchi et al.
patent: 6498067 (2002-12-01), Perng et al.
patent: 2003/0011080 (2003-01-01), Deshpande et al.
patent: 2003/0027414 (2003-02-01), Ko
patent: 2004/0005750 (2004-01-01), Chen et al.

Affiliated with

Also associated with

Rating

Technique for forming recessed sidewall spacers for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Technique for forming recessed sidewall spacers for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique for forming recessed sidewall spacers for a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3655185