Systems, methods and devices for providing variable-latency...

Details Systems, methods and devices for providing variable-latency... Systems, methods and devices for providing variable-latency...

2006-08-29

2006-08-29

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Accelerating charge or discharge

C365S185240, C365S194000

Reexamination Certificate

active

07099215

ABSTRACT:
A memory system includes storage cells, a respective one of which is configured to store a fixed charge therein when a write voltage applied thereto is above a predetermined threshold voltage and to discharge the fixed charge therefrom when the write voltage applied thereto is below the threshold voltage. The storage cells may be charged and/or discharged at a latency that is a function of a voltage differential between the write voltage and the threshold voltage. A variable-latency write circuit for the storage cells is configured to dynamically vary the voltage differential between the write voltage and the threshold voltage to provide a variable-latency write operation that stores the fixed charge therein or discharges the fixed charge therefrom. Related methods are also discussed.

REFERENCES:
patent: 6212093 (2001-04-01), Lindsey
patent: 6272038 (2001-08-01), Clausen et al.
patent: 6373783 (2002-04-01), Tomita
patent: 2004/0120180 (2004-06-01), Rotenberg et al.
Burger et al. “evaluation Future Microprocessors: The Simple scalar Toolset”Tech Rep CS-TR-96-1308CS Dept, University of Wisconsin-Madison (Jul. 1996).
Chandrakasan et al. “Minimizing Power Consumption in Digital CMOS Circuits”Proc IEEE83(4): 498-523 (Apr. 1995).
Delaluz et al. “Scheduler-based DRAM Energy Management”Design Automation Conference(Jun. 2002).
Fan et al. “Memory Controller Policies for DRAM Power Management”International Symposium on Low Power Electronics and Design(Aug. 2001).
Flautner et al. “Drowsy Caches: Simple Techniques for Dreducing Leakage Power”International Symposium on Computer Architecture(Jul. 2002).
Hinton et al. “The Microarchitecture of the Pentium 4 Processor”Intel Technology Journal(Q1 2001).
Itoh et al. “Trends in Low-Power RAM Circuit Technologies”Proceedings of the IEEE 83(4)524-543(Apr. 1995).
Lee et al. “A Technique for Improving Bandwidth Utilization” 33rdInternational Symposium on Microarchitecture pp. 11-21 (2000).
Micron SDRAM 8M×16×4 Part No. MT48LC32M16A2TG-75 (2003).
Roth et al. “Molecular Aproach Toward Information Storage Based on the Redox Properties of Porphyrins in Self-Assembled Monlayers Designed for Molecular Information Storage”J pPhys Chem B8639-8648 (2002).
Roth et al. “Comparison of Electron-Transfer and Charge-Retention Characteristics of Porphyrin-Containing Self-Assembled Monolayers Designed for Molecular Information Storage”J pPhys Chem B8639-8648 (2002).
Roth et al. “Characterization of Charge Storage in Redox-Active Self-Assembled Monolayers”Langmuir18: 4030-4040 (2002).
Sherwood et al. “Automatically Characterizing Large Scale Program Behavior”10thInternational Conference on Architectural Support for Programming Languages and Operating Systems(Oct. 2002).
Zhang et al. “A Permutation-based Page Interleaving Scheme to Reduce Row-Buffer Conflicts and Exploit Data Locality”33rdInternational Symposium on Microarchitecturepp. 32-41 (Dec. 2002).
Bard et al. “Electrochemcial Methods: Fundamentals and Applications” John Wiley and Sons, pp. 92-96 (2001).
Itoh et al. “VLSI Memory chip Design”Springer Series in Advanced Microelectronicspp. 117-123, 403 (2001).

Affiliated with

Also associated with

Rating

Systems, methods and devices for providing variable-latency... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems, methods and devices for providing variable-latency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems, methods and devices for providing variable-latency... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3693285